# TRANSISTERTRANEISTER LOFIC 

by George Flynn


$$
\begin{aligned}
& -1 \\
& \rightarrow
\end{aligned}
$$

## 918

## Transistor-

## Transistor Logic

by
George Flynn

$\Omega$

## FIRST EDITION

SECOND PRINTING-1974

Copyright © 1973 by Howard W. Sams \& Co., Inc., Indianapolis, Indiana 46268. Printed in the United States of America.

All rights reserved. Reproduction or use, without express permission, of editorial or pictorial content, in any manner, is prohibited. No patent liability is assumed with respect to the use of the information contained herein.

International Standard Book Number: 0-672-20967-5
Library of Congress Catalog Card Number: 73-79075

## Contents

## CHAPTER 1

Basic Transistor-Transistor Logic . . . . . . 7
Digital Families-Series $54 / 74$ Circuits-The Basic Gate-
NOR Gates-Inverters-AND-OR-I NVERT Gates-Open-Collector
and Wired-or Circuits-Expandable Gates-Loading Rules-
Noise Immunity

## CHAPTER 2

FLIP-FLOPS ..... 28
Set-Reset Flip-Flops-NOR-Gate Flip-Flops-Clocked Flip- Flops-TTL Flip-Flops-Other Versions
CHAPTER 3
Decoders ..... 50
One-of-Four Decoder-One-Out-of-Ten Decoder-Seven-Seg- ment Decoders-Lamp Test and Ripple Blanking
CHAPTER 4
Multiplexers ..... 66
Data Selectors-Multiple Data Input-Multiple Load Input
CHAPTER 5
Shift Registers ..... 70
Eight-Bit Shift Register-Serial-Parallel Shift Register- Left-Shift and Right-Shift Registers
CHAPTER 6
Counters ..... 78
Four-Bit Binary Counters-Divide-by-Twelve Counters-Dec- ade Counter-Up/Down Binary Counter-Up/Down Decade Counter
CHAPTER 7
Arithmetic Circuits ..... 94
Adders-True/Complement Circuit-Comparator

## CHAPTER 8

Parity and Priority ..... 107
Parity Generator-Priority Encoder
CHAPTER 9
Memories ..... 115
Random-Access Memory (RAM)—Register File-Read-Only Memory (ROM) -Content Addressable Memory
CHAPTER 10
Special Circuits ..... 130
Interface Driver-One-Shot Multivibrator-Latches
CHAPTER 11
Increasing TTL Speed and Device Density ..... 135
Propagation Time-High-Speed TTL-Low-Power TTL-Ac- tive Bypass TTL—Schottky-Clamped TTL-Low-Power Schot- tky TTL—Tri-State Logic-TTL Trends-Families of TTL
CHAPTER 12
TTL Application ..... 149
Up/Down Counting System-Data Transmission System
APPENDIX A
Digital Logic Conventions ..... 157
APPENDIX B
Numbering Systems ..... 160
APPENDIX C
TTL Power Supply ..... 164
APPENDIX D
Guidelines for System Design ..... 165
APPENDIX E
Glossary ..... 167
Index ..... 173

## Preface

The use of digital logic devices probably started with industrial control systems and telephone networks, where relays were used to perform logic or switching. Long before that, of course, the abacus was used for purely mathematical operations.

With the parallel development of electronic digital computers and semiconductor technology, digital logic devices really began to stand out. Circuit designers took a new look at how to do things. Soon digital instruments and complex systems began to appear : digital voltmeters, frequency counters, sophisticated control systems for military aircraft, special-purpose digital computers, and control systems for complex weapons and space probes. Finally, we have digital wrist watches, and this will not be the end of the line.

Underlying the end products are the semiconductor logic devices that perform the digital functions of signal generation, counting, adding, subtracting, multiplying, shifting, encoding, decoding, remembering or storing, multiplexing, comparing, etc. The first group of semiconductor circuits developed to perform the basic digital functions became known as ResistorTransistor Logic, or RTL. Hardly was RTL well launched when Diode-Transistor Logic, or DTL, appeared. Then, DTL underwent a major modification and evolved into Transistor-Transistor Logic-TTL.

TTL, today, is the dominant form of semiconductor logic. Numerous families of TTL devices exist; some are compatible with other TTL and DTL families, and some are not. Most major semiconductor manufacturers-in the United States,

Europe, and Asia-make devices in one or more of the major TTL families. The basic circuits all work the same, and the functions performed are identical. However, differences do exist, particularly in power consumption, operating speeds and voltages, pin-numbering and arrangement, and physical shapes and sizes. In addition, circuit designs at the chip level may vary from manufacturer to manufacturer. These differences do not, in general, affect the operation of the circuit and do not change the block diagrams (which show how the devices work).

Today, as integrated circuit technology sweeps over electronics, more and more TTL functions are being combined on one chip. New TTL devices appear frequently. A vast amount of excellent literature has been published to explain how the various devices can be used to do many things, from frequency synthesis, to data communications, to computer design. However, before you can work at the system level, you need a good understanding of the basic devices: gates, flip-flops, counters, shift registers, etc. This book attempts to provide that understanding.

I would like to thank the semiconductor manufacturers for their aid in the preparation of this book. They have helped me directly, through personal contact during the past few years, and indirectly, through published information and data. I particularly wish to thank Texas Instruments Incorporated, Fairchild Semiconductor, Motorola Semiconductor Products Incorporated, National Semiconductor, Signetics Corporation, and Teledyne Semiconductor.

George Flynn

## Basic TransistorTransistor Logic

If you were told that some day practically everything electronic will be done digitally, you might think you were being kidded, but you can find people who think this will happen. They believe that even your tv set and quadrasonic hi-fi equipment will be digital.

When someone says that hi-fi equipment will go digital, just what is meant? In a simple hypothetical case, it means that your tapes or records would no longer be imprinted with continuous analog waveforms but would consist of only a string of pulses. The pulses and the spaces between them represent the ones and zeros of a digital word, and the digital word in turn represents a voltage level. The second word (string of pulses) on the tape is a little different and represents a slightly different voltage-maybe higher, maybe lower. It is easy to visualize a series of 10 or 20 words that represent selected points on a sine wave of voltage. All right, you have a string of digital words that represent a sine wave of voltage, but what do you do with these words?

Let's take each word as it comes along and put it into a digitai-to-analog converter, which converts the string of pulses into the voltage level the word represents. Apply the voltage to a loudspeaker. With only one word and one voltage level, the most you can expect from the speaker is a grunt or a click. Now feed the speaker a whole series of words representing the sine wave. If you do it fast enough, and repeat the series a few
hundred or a few thousand times, the speaker starts to respond. While the speaker may try to jump from the voltage level of one word to the voltage level of the next, it cannot move instantaneously. Thus, it acts to smooth out the "jumps" between words. If more filtering is needed, a capacitor connected across the speaker terminals will smooth things out.

If you are going to digitize each sine wave ten times per cycle, and if you want the speaker to produce a $1-\mathrm{kHz}$ tone, you have to supply 1000 cycles per second times 10 words per cycle, or 10,000 words per second. This is no problem with today's electronics. You can, in fact, supply the speaker with millions of words per second-far more than the speaker can respond to. The waveforms, naturally, are not limited to sine waves but can represent anything from the croak of a frog to the singing of a rock music star.

At about this point, cynics will begin to point to the horrible complexity of using digital words compared to the nice simplicity of working with analog or linear circuits. Digital electronics looks and is complex, but it has certain advantages. First, it is a system that allows background noise to be almost completely eliminated. Second, digital systems tend to use the same building blocks (electronic components) in many different ways, and thus the building blocks become cheaper. Third, digital circuits are concerned primarily with the flow of information, not with the transmission of power. Thus, the digital words are manipulated at very low power levels-microwatts or even nanowatts. After the digital processing is completed, and the word is ready to drive a speaker, the power level is boosted to the required level.

If anyone still doubts that digital electronics will move out of the electronic computer and into other aspects of his life, he should consider just two examples. The entertainment and public address systems of the jumbo jets, like the Boeing 747, are multiplexed digital systems. Bell Telephone Company has digitized much of the telephone system and will do a lot more. If you haven't already been digitized by the phone company, just wait; you will be before long. You may never know whether you've been digitized or not because only an expert can tell the difference between a digitized voice and the real thing.

## DIGITAL FAMILIES

Techniques for digitizing and dedigitizing information are many. Furthermore, a number of electronic approaches have
been developed to solve the various problems that digitizing presents. Three major electronic families (tribes might be more accurate) are currently favored by system designers. The most widely used family of digital functions today is transistortransistor logic, abbreviated TTL or T² L. TTL is a favorite because it is fast, readily available, and relatively low cost. A second type of logic is called emitter-coupled logic or ECL. ECL is the fastest logic known and thus finds favor in the high speed circuits of large computers. The third important class of digital electronics is based on metal oxide semiconductors and is called MOS. MOS allows tremendous complexity in circuits and provides low power and low cost systems but, until recently, has been very slow compared to TTL and ECL.

No matter what kind of electronic circuits are used to build digital systems, the basic digital building blocks are very similar from system to system. Any one family is built up around one basic block. In TTL, the so-called nand gate is basic. In diode-transistor logic (DTL), the NOR gate is basic. With the gates, you can build counters, flip-flops, shift registers, etc. These, in turn, are used to build mathematical manipulators, frequency synthesizers, digital-to-analog converters, and other circuits.

## SERIES 54/74 CIRCUITS

We will investigate digital electronic systems starting with what is known as standard TTL, specifically the family known as type $5400 / 7400$. The $5400 / 7400$ family, or type $54 / 74$ as it is usually called, was developed by Texas Instruments in the early 1960s and has been used throughout digital circuitry. Today about eight other companies make ICs in the type 54/74 family, and new devices appear every few days or so. In addition, several new families of type $54 / 74$ TTL have been developed that emphasize special features such as high speed or low power. Once we finish examining the standard type $54 / 74$, we'll take a look at the new versions and also some of the other TTL families.

What, you may wonder, does $54 / 74$ stand for? Consider a specific IC, type SN5401; it is a "quad, 2-input positive NAND gate" rated for continuous operation at ambient temperatures from $-55^{\circ}$ to $+125^{\circ} \mathrm{C}$, and it has a supply voltage ( $\mathrm{V}_{\mathrm{oc}}$ ) range from 4.5 to 5.5 volts. Type SN7401 is identical to type SN5401, except for the temperature and voltage ranges. It should only be used at temperatures between $0^{\circ} \mathrm{C}$ and $+70^{\circ} \mathrm{C}$ and for a $\mathrm{V}_{\mathrm{CC}}$ between 4.75 and 5.25 volts.

## THE BASIC GATE

TTL is a positive-voltage logic system. This means that a high signal (or a ONE or plain 1) is a positive voltage of approximately 3.6 volts, while a low (or ZERO or 0 ) signal is as near to zero volts as the basic circuit will allow. ZERO is the saturation voltage of the collector-to-emitter structure of a transistor and is typically about +0.2 volt.

The basic circuit of TTL is shown in Fig. 1-1. Except for the input transistor, the circuit is very straightforward. We will ignore the input transistor for the moment. Refer to the rest


Fig. 1.1. Basic NAND gate.
of the NAND gate, the output circuit, shown in Fig. 1-2. Let the base of transistor Q2 be grounded. With the base grounded, Q2 is a very high impedance, and hardly any current flows from the collector to the emitter. The voltage applied to the base of transistor Q3 is close to zero; thus, Q3 is also a very high impedance, or open. The collector of Q2, on the other hand, is close to 5 volts, and thus, transistor Q4 is strongly on


Fig. 1-2. Output circuit of Fig. 1.1.
-Q4 is saturated. The output voltage, $\mathrm{E}_{\mathrm{O}}$, of the circuit is then a function of load current and the series impedance.

The series impedance is the 130 -ohm collector resistor of transistor Q4, the collector-to-emitter impedance of transistor Q4, and the forward impedance of the diode (X1). The load is usually the inputs of other gates. With other gates as loads, the output voltage ( $\mathrm{E}_{\mathrm{o}}$ ) will be approximately 3.5 volts-a logical 1 (high).

Turn the switch in Fig. 1-2 to point A so that about +1.6 volts is applied to the base of transistor Q2. This is more than enough voltage to cause transistor Q2 to go into saturation. With Q2 on, the voltage fed to the base of transistor Q3 rises, and Q3 is saturated. At the same time, the voltage at the collector of transistor Q2 drops from its previous value of close to 5 volts. This is the base drive to transistor Q4. For Q4 to conduct, its base must be about 1.8 volts. Impedances R2 and R3 have been selected so that when transistor Q2 is on, the base voltage to transistor Q3 is high enough to saturate Q3, and the base voltage to transistor Q4 is too low to turn Q4 on. Thus, transistor Q4 is cut off.

The output voltage of the circuit is now the saturation voltage of transistor Q3. Again, the load is the input circuits of the following gates. But the output voltage is near zero, and no current can flow out of the circuit through transistor Q4, since this transistor is off. What the output circuit can do, however, is to accept current from other sources, and this is how it is used. It is a current sink-a low impedance path to groundfor the input circuits of the succeeding gates.

## The Input Circuit

Look at the input circuit of Fig. 1-1. We find an odd transistor with multiple emitters, and it is hooked up wrong. How can transistor Q1 ever have any effect on transistor Q2? First, let all three emitters of Q1 be connected to ground through the toggle switches. The base of Q1 is connected to +5 volts through the 4 K resistor; current flows through the base-to-emitter junctions; and transistor Q1 is strongly onsaturated. With transistor Q1 saturated, the voltage at its collector terminal is approximately the same as the voltage of its emitter terminal, which is at ground potential. Thus, the base of transistor Q2 is near ground potential, and the transistor is cut off. Any collector current that flows through Q1 to ground must go through a turned-off transistor (Q2). Current $I_{C 1}$ is going to be very small. Since transistor Q2 is off, transistor Q4 is on ; the output voltage is high, and the output of the gate is a high (a 1 ).

Now, change the switch for emitter A of transistor Q1 and feed it a positive voltage. Let emitters B and C stay at ground potential or 0. What happens to transistor Q1? If any emitter of a multiemitter transistor is properly biased (in this case, connected to ground), the transistor acts like a normal singleemitter transistor. Current from the base to emitter A ceases because the emitter voltage is higher than the base voltage; the base-to-emitter junction is reverse biased. Emitters B and C are still grounded, so they still conduct current. Transistor Q2 remains cut off.

Keep emitter A positive and connect emitter B to the positive voltage; leave emitter C grounded. What happens? Transistor Q1 is still turned on by emitter C; transistor Q2 is still cut off so the output stays high.

Now connect emitter C to the positive voltage so that all three inputs are high. No current flows to any emitter of transistor Q1 from the base of Q1. Thus, with all the emitters high, the base-to-collector junction of transistor Q1 becomes forward biased. There is current through the 4 K resistor (R1) into the base of transistor Q2. Transistor Q2 is turned on, which causes transistor Q3 to turn on and transistor Q4 to cut off.

Connect any one of the three emitters of transistor Q1 to ground again. Immediately, Q1 goes into saturation, turning transistor Q2 off and driving the output to the high (1) state. To summarize, the output will be a 1 , if one or more inputs is a 0 (or if all inputs are 0 ). Gate operation is summarized by
the truth table shown in Fig. 1-1B. Output voltage $\mathrm{E}_{0}$ will be 0 only when all inputs are 1.

What if an input transistor has four or eight emitters, as some have? The same logic holds. If any one input is 0 , the output is 1 ; only if all inputs are a 1 can the output be a 0 .

If we try to state the logical operation of the 3 -input gate of Fig. 1-1, we have the statement: "When input A is a 1 , AND input B is a 1 , AND input C is a 1 , the output is a $0 . "$ (If we had been able to say that the output is a 1 when A AND B AND C are all 1s, we would have had an and gate.) What we actually have is an AND gate plus a signal inversion-a Negated-AND gate or a NAND gate.

## Totem Pole Output

Before going further, let us take a look at one of the peculiarities of TTL. Since the output of the gate is either a high or a low, either transistor Q3 or transistor Q4 must be on at all times. Because the schematic (Fig. 1-1C) is drawn with transistor Q4 above transistor Q3, the output circuit looks like a totem pole although, in operation, the circuit acts much like a seesaw. We have assumed that when transistor Q3 turns on, transistor Q4 turns off simultaneously, and vice versa. In actuality, both output transistors are on at the same time during the transition. The result is that the output circuit shunts current to ground during the transition.

The "worst case" of current shunting occurs when the circuit is going from a 0 output to a 1 output. It takes transistor Q3 longer to turn off than it takes transistor Q4 to turn on. The result is a spike of excess current, as shown in Fig. 1-3.


Fig. 1-3. Gate current spikes during changes of gate output.

When the output goes from 1 to 0 , excess current is again drawn, but not as much because transistor Q4 is driven into the off state quickly, rather than being allowed to decrease to it naturally (as transistor Q3 does during the transition from 0 to 1).

One result of current spiking is that the system's power consumption increases with the speed of circuit operationthat is, with the clock rate of the system. For type 54/74 logic, the quiescent (clock stopped, nothing happening) dissipation is about 6 mW per gate. With the clock running at

(C) Schematic.

Fig. 1-4. Basic NOR gate.
10 MHz , the dissipation is about 10 mW per gate; at 20 MHz , it is about 20 mW per gate. Thus the change in power consumption, as a function of operating frequency, is substantial. However, since the clock rate in a given system is usually fixed, changes in power supply requirements do not normally occur when the system is operated with the clock off. But, if many gates in a system all have to change simultaneously, a large amount of current may be demanded, with resultant spill-over effects on voltage regulation and transient (noise) characteristics.

## NOR GATES

While a logic family is built around one gate, you still have to perform other functions. The two basic functions in all types of digital logic are AND and OR; except that in TTL, these become NAND and NOR.

The development of a NOR gate from the basic NAND gate is straightforward. The circuit is shown in Fig. 1-4. If both input A and input B are high, then transistors Q3 and Q4 are on. Transistor Q5 is also on; thus, the output of the gate is 0. If input A goes low while input B remains high, transistor Q3 turns off, but Q4 stays on and holds Q5 on; the output is 0 . Similarly, if input B goes low while input A remains high, the output is still 0 . Thus, the output is 0 if either input A $O R$ input B is a 1, and the function is a Negated-or or NOR. If both A and B are 0 , then both transistor Q3 and transistor Q4 are off ; Q5 is cut off, and transistor Q6 is turned on. The output is a 1. The truth table (Fig. 1-4B) shows the various conditions of the circuit.

## INVERTERS

A recurring problem in digital systems is a signal that appears as a high instead of a low, or as a low instead of a high. The problem is easily solved by using an inverter to change a 0 to a 1, or a 1 to a 0 . The symbol (s) and truth table for an inverter is shown in Fig. 1-5.


Fig. 1-5. Inverter function.
A simple inverter can be made from a single transistor as shown in Fig. 1-6. When input $\mathbf{A}$ is high, the transistor is saturated, and the output voltage $\mathrm{E}_{0}$ is low. When input A is 0 or low, the transistor is essentially an open circuit, and $\mathrm{E}_{0}$ is high (1). The single-transistor inverter is sometimes used in the output circuits of complex ICs to provide buffering and/or inversion. The circuit type 5404/7404, called a Hex Inverter, is more complex. It consists of six identical TTL inverter gates with common $V_{O C}$ and ground connections. The circuit (Fig.

1-7), a 1 -input NAND gate, is the schematic of each inverter in the IC.

When an inverter is needed but is not readily available, the two inputs of a NAND gate can be permanently connected together. (Also, one input of a NAND gate can be permanently connected to a 1.) It will then function as a simple inverter. A NOR gate can also function as an inverter if one input is connected permanently to ground.

In more complex ICs, inversion may be obtained by any one of the above methods. Regardless of the method used, the inverter symbol (s) shown in Fig. 1-5 is used on the logic diagrams.

(A) Circuit diagram.

| A | $E_{0}$ |
| :---: | :---: |
| LOW | HIGH |
| HIGH | LOW |

(B) Truth table.

Fig. 1-6. Simple transistor inverter.

## AND-OR-INVERT GATES

One step beyond the NOR gate is the AND-OR-INVERT gate. The circuit, truth table, and symbol are shown in Fig. 1-8. The output is 0 if both A and B are 1 s or if C and D are 1s. The circuit is the equivalent of a NOR gate with multiemitter ANDing transistors.


Fig. 1-7. One-input NAND gate inverter.


Fig. 1-8. An AND-OR-Invert gate.
The function is thus an AND-OR with an inverted output. Naming a function of this kind is tricky. If the convention used with the NAND and NOR gates was followed, you would say you have a negated AND-OR gate, which you might call a NANDOR. But this convention was not followed, and the people who name logic designs used the more precise And-OR-INVERT.

## OPEN-COLLECTOR AND WIRED-OR CIRCUITS

A major disadvantage of the totem pole output is that it prevents the use of the so-called wired-or circuit that has been widely used in other logic families, particularly in diode-tran-sistor-logic (DTL). When two TTL outputs are tied together, and if one gate has a high output and the other has a low output, the high gate will drive an excessive amount of current into the low gate. Obviously, this is not good.

The lack of the wired-or connection requires that the output of the basic TTL gate be buffered when the logic so demands.

This means extra circuits. To get around this, manufacturers have developed modified circuits, wherein transistor Q4 in the output circuit is omitted and the collector of transistor Q3 is left open, as shown in Fig. 1-9.

The truth table shows that the circuit functions as a NAND gate, except that transistor Q3 operates much like a toggle switch. When the A and B inputs are high, transistor Q3 is saturated and its series impedance from collector to emitter is very low. When either A or B input is low, transistor Q3 has no base drive and is a very high impedance. A load, such as a


Fig. 1.9. Open-collector, 2 -input NAND gate.
lamp or relay, can be driven by a separate voltage source greater than the normal 5 -volts source, as long as the current rating and breakdown voltage of transistor Q3 is not exceeded. In certain IC circuits designed to drive cold-cathode glow tubes, transistors having a high breakdown voltage are provided.

The wired-or circuit is shown in Fig. 1-10. As long as all three output transistors are off (high Z), the common tie point has a high impedance to ground. If any one of the three transistors is saturated, the common point is brought close to ground.

The wired-or circuit can also be interpreted as a wired-AND. Output impedance will be high only if A is high, AND B is high, AND C is high. Otherwise, the output impedance is low.

When the voltage present at the common tie point is used as an input to a gate, a so-called "pull-up" resistor may be necessary (as shown in Fig. 1-11). When all the transistors are cut off, the pull-up resistor provides a source of positive voltage to the load.


Fig. 1-10. A wired-OR circuit.

## EXPANDABLE GATES

In logic circuits, many inputs of the and-OR type often need to be handled. To meet these needs, integrated circuits having many inputs have been developed. Further, some of these ICs bring certain tie points outside the IC package to allow the logic to be expanded and thus handle more complex jobs. This operation can best be understood by an example.

A typical expandable gate, circuit type 5450/7450, is shown in Fig. 1-12. The device is called an "Expandable Dual 2-Wide,


Fig. 1-11. Open-collector gate with pull-up resistor.
2-Input and-or-Invert gate." We have already discussed the AND-OR-INVERT part of the description. The " 2 -Input" means that each AND gate has two inputs. (Some gates have 3 -inputs, some 4, some 8, etc.) The " 2 -Wide" means that each part of the OR gate is fed by an and gate. (Thus, two and gates feed one OR gate). The function of the device is much clearer when shown by logic symbols as in Fig. 1-13. The "Dual" means that the IC contains two complete circuits. The word "Dual" is being used somewhat loosely by the manufacturers as the type 5450/7450 IC package does contain two separate 2-wide 2-input AND-OR-INVERT gate circuits, but only one of the gates is expandable. The other is a plain gate.

The only word left in the description is "Expandable," and this turns out to be straightforward. In the development of


Fig. 1-12. An expandable 2-wide $\mathbf{2 - i n p u t} A N D-O R-I n v e r t ~ g a t e . ~$


Fig. 1-13. Block diagram for an expandable gate.
the NOR-gate function, we saw how transistors Q3 and Q4 were utilized to form an oring function. In Fig. 1-12, we see that the common points (the collectors and emitters) of oring transistors Q3 and Q4 have been brought outside the IC to allow external connections.

The circuit shown in Fig. 1-14A is for a type 54/7460 Dual 4 -Input Expander. The logic diagram for the expander is shown in Fig. 1-14B. All you have to do is connect input transistor Q1 to a +5 -volts supply voltage and then connect the oring transistor outputs to the equivalent points of a type 5450 or 7450 expandable gate. Thus, you have expanded the logic function to perform as indicated in Fig. 1-15. That is, you now have 3 AND gates (two with 2 inputs and one with 4 inputs) feeding an OR gate; the OR-gate output is then inverted.

What if you wanted to hang two expanders onto the expandable section of a type 5450 or 7450 circuit? Could you do it? A close look at the basic circuits shows that the input circuits are not affected and neither are the output transistors. Furthermore, if one of the oring transistors is saturated, then the effect of turning on another oring transistor will be negligible. But connecting expanders adds capacitance to the circuit (at point A in Fig. 1-12), which slows things down. Ex-


Fig. 1.14. Four-input expander.
pansion is thus usually limited to 4 or 5 expanders. (A total of four expander gates may be connected to the expander inputs of a type 5450 or 7450 gate.)


Fig. 1-15. Diagram for expandable gate with expander.

## LOADING RULES

Most digital circuits talk to other digital circuits. Only rarely must a gate talk to the outside world, such as operating an indicator light or working into an interface circuit of some kind. Because so much digital conversation is gate to gate, the input and output circuits have been matched as far as possible to make things simple and easy.

The circuit shown in Fig. 1-16 illustrates the loading situation. Gate 1 is high and delivering current, and Gate B is low and is sinking current. Gate 3 has 3 inputs, one of which is permanently connected to a source of +3.5 volts. Input $B$ can be manually connected to either +3.5 volts or to ground. Input C is driven by Gate 1 . Since all three inputs of Gate 3 are high, the output of the gate will be low. The toggle switch option on input B allows this input to be driven low when desired, which will drive the gate high. This function is useful if registers, flip-flops, or memories are to be manually loaded.

The current flow into the emitters of Gate 3 is the reverse leakage current of the diode junctions. Since each emitter forms a diode, each draws leakage current, typically about $40 \mu \mathrm{~A}$.

Input A of Gate 4 is permanently connected to +5 volts through a 1 K resistor. This keeps input A high, yet protects it if the supply voltage should rise above its normal maximum level of 5.5 volts. Inputs B and C of Gate 4 are driven by Gate 1 , and each draws about $40 \mu \mathrm{~A}$. Gate 4 is satisfied and its output is low.


Fig. 1-16. Gate-forgate loading conditions.

Input A. of Gate 5 is open. As a result, no current flows in or out of the emitter, and the input acts as if it were permanently high. When an input is left open, it is subject to noise pickup. Further, the distributed capacitance of the open inpui slows down the operation of the gate. Thus, open inputs are undesirable. Input B is connected to ground through Gate 2. Approximately 1.6 mA will flow from Gate 5 to Gate 2; Gate 5 is driven high. The $40 \mu \mathrm{~A}$ into input C of Gate 5 is swallowed up by the 1.6 mA out of the same transistor. (The ratio: 1.6 $\mathrm{mA} / 40 \mu \mathrm{~A}=40$.)

Gate 6 has $40 \mu \mathrm{~A}$ input into emitter A and 1.6 mA out of emitters B and C combined. (Once any emitter is driven low, the input transistor is driven into saturation and thus cannot supply significantly more current even when other emitters go low.) Thus if Gate 1 should also go low, the 1.6 mA out of Gate 6 would be split $u$ p, with $1 / 3$ going to Gate 1 and $2 / 3$ to Gate 2.

For ease in circuit design, the $40 \mu \mathrm{~A}$ into an emitter is defined as a unit load for a high gate (Gate 1), and the 1.6 mA out of an input transistor is defined as a unit load for a low gate (Gate 2).

The maximum current that can be sunk into a low gate without causing the output voltage to rise above the maximum limit of 0.4 volt is 16 mA . As a result, a low gate can drive 10 inputs; the fan-out is ten.

The maximum current that a high gate can deliver is 800 $\mu \mathrm{A}$. Thus, the fan-out for a high gate is $800 \mu \mathrm{~A} / 40 \mu \mathrm{~A}=20$ unit loads.

The allowable fan-out, therefore, is 10 when a gate is low and 20 when it is high. The lower fan-out must be observed as long as the gate is allowed to go both low and high. When a gate is going to be permanently high, the higher fan-out can be used.

## NOISE IMMUNITY

All electronic circuits have trouble with noise and, although digital circuits are far more resistant to noise than analog circuits, they are not immune. If a large motor starts up near the digital circuit, or a bulldozer is driven through a buried cable connected to the circuitry just as a flip-flop is about to flop, it is possible that the flip-flop will not flop but will stay in the flip state. The resulting error may or may not be serious. If the digital information is being stored in a computer memory, the error may never be found.

Digital designers tend to get edgy if errors occur more than about once in 10 million bits of data. System designers do not like flip-flops that flop when they shouldn't or don't flop when they should. Gates that open when they should close, or vice versa, irritate them. Not much can be done to stop roving, errant bulldozers, but errors from other sources tend to be more manageable. Error prevention is based primarily on the naturally high noise immunity of digital circuits.

The input/output characteristics of the basic TTL gate, shown in Fig. 1-17, indicates how noise immunity is achieved. Let input $A$ of the NAND gate be high, and let input $B$ be driven by voltage $\mathrm{E}_{\mathrm{f} n}$. Output voltage is then controlled by $\mathrm{E}_{\mathrm{ln}}$. When $\mathrm{E}_{\text {in }}$ is $0, \mathrm{E}_{0}$ will be high and will normally be somewhere between +2.4 and +3.9 volts (Region I of Fig. 1-18). The actual value of $\mathrm{E}_{\mathrm{O}}$ is determined by a number of variables. If the gate is operating in a high ambient temperature, then $\mathrm{E}_{\mathrm{o}}$ will be on the high side. If the ambient temperature is down around $-55^{\circ} \mathrm{C}, \mathrm{E}_{0}$ will be low.

Fig. 1-17. Input/ouiput charactoristics of TTL gate.


Another factor affecting $\mathrm{E}_{\mathrm{o}}$ is the load, which means the fan-out on the gate. The voltage of the power supply feeding the gate obviously affects $\mathrm{E}_{\mathrm{o}}$. Military versions of TTL allow $\mathrm{V}_{\mathrm{CC}}$ to be anywhere between 4.5 and 5.5 volts. Commercial versions normally require $\mathrm{V}_{\mathrm{cc}}$ to be between 4.75 and 5.25 volts. When $\mathrm{E}_{\mathrm{O}}$ is in the high state, it tracks $\mathrm{V}_{\mathrm{Cc}}$ fairly closely. When $\mathrm{E}_{0}$ is in the low state, it is not affected much by $\mathrm{V}_{\mathrm{cc}}$.

Still another variable is the individual gate itself. Although quality control in the manufacture of ICs is extremely high, differences in materials, mask alignments, dopant purity, furnace temperatures, processing time, etc., cause minute changes from one circuit to the next. One result is minor changes in $\mathrm{E}_{\mathrm{o}}$.

What happens to the output voltage, $\mathrm{E}_{\mathrm{o}}$, as the input voltage, $\mathrm{E}_{\mathrm{t}_{\mathrm{n}}}$, is slowly increased from 0 to maximum? Assuming that $\mathrm{E}_{\mathrm{O}}$ is tracking along the low limit line in Fig. 1-18, it will be 2.4 volts at $\mathrm{E}_{\mathfrak{\mathrm { n }}}=0$. Then $\mathrm{E}_{\mathrm{o}}$ will start to decrease when $\mathrm{E}_{\mathfrak{f} \mathrm{n}}$
changes to 0.75 volt. As $\mathrm{E}_{\text {ln }}$ increases from about 0.80 to 1.1 volts, $\mathrm{E}_{0}$ falls rapidly to about 0.2 volt, the saturation voltage of the output transistor. Now, start again with $E_{i n}$ at 0 volt and assume $\mathrm{E}_{\mathrm{o}}$ tracks along the high limit line. Output voltage $\mathrm{E}_{0}$ is more sensitive to the input voltage ( $\mathrm{E}_{\mathrm{fn}}$ ), but it does not drop below 2.4 volts until $\mathrm{E}_{\mathrm{in}}$ is about 1.0 volt. When $\mathrm{E}_{\text {in }}$ reaches 1.4 volts, $\mathrm{E}_{\mathrm{O}}$ is minimum and will be less than 0.4 volt.


Fig. 1-18. Noise margin.
When a gate is low, its maximum output is 0.4 volt. This is 0.7 volt below the minimum of 1.1 volts needed to cause the next gate to act as if it sees a high. This 0.7 volt is the noise margin. It protects the driven gate from seeing a false 1 (generated by noise spikes on the signal line).

Similar considerations apply when we want to drive a gate high. In this case, the input voltage $\mathrm{E}_{\mathrm{fn}}$ starts out in Region II (Fig. 1-18) and tracks along either the high or the low limit line. In one example, $\mathrm{E}_{\mathrm{o}}$ begins to go high when $\mathrm{E}_{\mathrm{fn}}$ falls to 1.3 volts, and in the other example, when $\mathrm{E}_{\mathrm{in}}$ falls to about 1.1
volts. In either case, $\mathrm{E}_{\mathrm{O}}$ is always above 2.4 volts whenever $\mathrm{E}_{\mathrm{in}}$ is below 0.75 volt. Since the maximum output from a low driving gate is 0.4 volt, the "worst case" noise margin protecting a driven gate from seeing a false 0 (generated by noise) is $0.75-0.4=0.35$ volt.

In most systems, the noise margins will be better than the values just noted. For operation at typical ambient temperatures around $25^{\circ} \mathrm{C}$ (about $68^{\circ} \mathrm{F}$ ), the noise margin for TTL systems is generally stated by manufacturers to be about 1.2 volts.

So far we have considered noise as occurring only on the input or signal line. Noise can also occur on both the powersupply line and the ground wires. Any spikes or transients, up to about 3 volts, occurring on the power supply line will usually not cause false gate operation; neither will any spikes of about 1 volt occurring on the ground line. Further, the spike must last for a period of about 50 nanoseconds before it causes any trouble. (Spikes occurring on the signal line only have to last for a period of about 20 nanoseconds before they start causing errors.)

As noted earlier, TTL is a fast logic, and the gates will change from Region I to Region II (Fig. 1-18) in about 10 ns . When you try to turn gates on and off in that short a time, you are dealing with outputs that are changing at the rate of 1.6 million amps per second ( $1.6 \mathrm{~mA} / 10 \mathrm{~ns}$ ) and 2.5 billion volts per second ( $2.5 \mathrm{~V} / 10 \mathrm{~ns}$ ). All the noise protection you can possibly get is needed. One of the secrets to obtaining a noise-free TTL system is to have as much bypass capacitance in the $\mathrm{V}_{\mathrm{cc}}$ line as possible. Also, use a decent size wire in the V cc linesize No. 20 wire or larger is recommended.

## CHAPTER 2

## Flip-Flops

Flip-flops form a class of basic circuits vital in all forms of digital logic. Flip-flops can store digital data, remember information, and they can count. A number of basic types have been developed and they are used in a great variety of ways.

A flip-flop can be formed from just two cross-coupled transistors (method used in memory circuits where simplicity is desired), but most TTL flip-flops are made from NAND or NOR gates. Fig. 2-1 shows two NAND gates connected to operate as a single flip-flop. ( $V_{\mathrm{Cc}}$ and ground connections are not shown on logic diagrams. However, when a circuit is constructed, all the power supplies, grounds, floating inputs, circuit loads, etc., must be considered.)

## SET-RESET FLIP-FLOPS

The flip-flop in Fig. 2-1 has two inputs (A and B) and one output (Q). Each input can be a 1 or a 0 , and Q can be either 1 or 0 . Four combinations of inputs are possible, excluding inputs left open which is the equivalent of being high or 1. Fig. 2-2 shows logic diagrams for the four possibilities, where: (1) $\mathrm{A}=0, \mathrm{~B}=0$; (2) $\mathrm{A}=0, \mathrm{~B}=1$; (3) $\mathrm{A}=1, \mathrm{~B}=0$; and $\mathrm{A}=1, \mathrm{~B}=1$. What will the output (Q) be for each set of inputs?

First, consider $\mathrm{A}=1$ and $\mathrm{B}=0$, as shown in Fig. 2-2A. Note from the truth table (Fig. 2-1) that for a 2 -input NAND gate, if either input is 0 , the output of the gate must be 1 . On the other hand, if only one input to a NAND gate is known and it

(A) Logic diagram.

| $A$ | $B$ | $Q$ | $\bar{Q}$ |
| :--- | :--- | :--- | :--- |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | $X$ | $\bar{X}$ |

$X$ - OUTPUT MAY
BE HIGH OR LOW
(B) Truth table.

Fig. 2-1. A NAND-gate Set-Reset flip-flop.
is a 1 , then the output of the gate is not known. The output can be 0 or 1 , depending on the other input.

We see that with inputs as shown in Fig. 2-2A, Gate 2 is driven to an output of $Q=1$, because input $B$ is 0 . This in turn causes Gate 1 to have a 1 for both inputs, and thus to have an output of 0 , as required by the truth table for NAND gates. (Gate 1 output of 0 is the second input for Gate 2. Two low inputs to Nand Gate 2 make $Q=1$ ).

Suppose the inputs are suddenly changed so that $\mathbf{A}=0$ and $B=1$, as shown in Fig. 2-2B; what happens? Gate 1, with at least one of its inputs 0 , must have a 1 out. This means both inputs of Gate 2 are a 1, and its output is 0 . If we call the state of the gates in Fig. 2-2A the fip state, then Fig. 2-2B is the flop state.

Two other sets of inputs are possible. $\mathrm{A}=\mathrm{B}=0$ and $\mathrm{A}=\mathrm{B}$ $=1$. Fig. $2-2 \mathrm{C}$ shows the state of the circuit when $A=B=0$. Both gates are driven to 1 and the output is a 1. In Figs. 2-2A and $2-2 \mathrm{C}, \mathrm{B}=0$ and controls the output; in Fig. 2-2B, A alone is 0 and is in control. In Fig. 2-2D, $A=B=1$ and neither is in control. Thus, the output of the circuit in Fig. 2-2D can be 0 or 1.

The circuit of Fig. 2-2D can be considered the quiescent state of the flip-flop. The flip-flop is set to one state or the


Fig. 2-2. Different input/output conditions for Fig. 2-1A.
other by setting one input to 0 while the other is high. If both inputs are then brought high, the flip-flop will remain as set.

One further state of operation needs to be considered. Suppose all power to the circuit has been off and is suddenly turned on. What state does the flip-flop take when the circuit stabilizes? Only the condition shown by Fig. 2-2D is uncertain and, in this case, the output can be either 1 or 0 .


Fig. 2.3. Negative output- $\overline{\mathbf{Q}}$.

From the above considerations, the truth table of Fig. 2-1B is constructed. Note that the truth table contains a heading for $\bar{Q}$, and that $\bar{Q}$ is the negative of $Q$. (A negative of the output $\mathbf{Q}$ always exists in a flip-flop, as shown in Fig. 2-3. The $\bar{Q}$ output, however, is not always accessible for use.) The unknown " X " in the truth table indicates that the status of the output is not predictable. The symbol $\overline{\mathrm{X}}$ is used to show that $\bar{Q}$ will be the opposite of the output Q .

(A) Circuit using a type 7400 ic .
(B) Input signal source using extra gate.

Fig. 2-4. Construeting a Set-Reset flip-flop.

The above flip-flop is known as a Set-Reset type since it can be set to one condition and reset to the other at any time, in accordance with the truth table. A Set-Reset flip-flop can be constructed using one type 7400 IC, as shown in Fig. 2-4. Since the 7400 device contains four NAND gates, you can actually build two complete and independent flip-flops. The simplicity of connecting such building blocks together is one of the major advantages of digital circuits.


Fig. 2-5. A NOR-gate flip-flop.
The circuit shown in Fig. 2-4A includes both Q and $\overline{\mathrm{Q}}$ outputs. It uses toggle switches to set the inputs to 1 or 0 . A convenient source of input signal is to use one of the unused NAND gates, connected as shown in Fig. 2-4B.

## NOR-GATE FLIP-FLOPS

Flip-flops can also be built with NOR gates, as shown in Fig. $2-5$. Although the circuit is very similar to the NAND gate flipflop of Fig. 2-1, it does have a few subtle differences. The truth table for a NOR gate shows that a 1 input is controlling and always drives the gate to 0 . From this reasoning, the states indicated in Fig. 2-6 are obtained.


Fig. 2-6. Different input/output conditions for Fig. 2-5A.

In the NOR-gate flip-flop, the input conditions of $\mathrm{A}=\mathrm{B}=1$ give $\mathbf{Q}=\overline{\mathbf{Q}}=0$. The NAND-gate inputs of $\mathbf{A}=\mathrm{B}=0$ gave $\mathbf{Q}=$ $\bar{Q}=1$. An uncertain output is obtained with a NOR-gate flipflop when $\mathrm{A}=\mathrm{B}=0$, and in a NAND-gate flip-flop when $\mathrm{A}=\mathrm{B}$ $=1$. In building logic circuits, the designer does not want to be required to declare that a particular flip-flop must be a NAND-gate type, while an identical nearby flip-flop is to be a nor-gate type. Two of the four possible sets of inputs for both NAND- and NOR-gate flip-flops do give unambiguous results, however. As long as the logic designer ensures that only these two sets of inputs are applied to the inputs, he can use NANDgate and NOR-gate flip-flops interchangeably. (The two sets of inputs that give unambiguous results with both types are $\mathrm{A}=1$ with $\mathrm{B}=0$, and $\mathrm{A}=0$ with $\mathrm{B}=1$.)

The labeling of the inputs and the $\mathbf{Q}$ and $\overline{\mathrm{Q}}$ outputs is entirely arbitrary. Therefore, instead of calling the inputs A and B, we can call one the Set input (S) and the other the Reset input (R). This leads to the Set-Reset flip-flop symbol shown in Fig. 2-7 and its truth table. The $\mathbf{Q}$ and $\bar{Q}$ outputs are labeled to agree with the truth table.


Fig. 2-7. A Set-Resel flip-flop.
A NOR-gate flip-flop can be constructed with a circuit type 7402 , as shown in Fig. 2-8A. As with the quadruple NaND device, one of the unused gates can serve as a source of 3.5 volts, a 1 (Fig. 2-8B).

## CLOCKED FLIP-FLOPS

While the Set-Reset flip-flop has many uses, it has one characteristic that is a disadvantage in many logic schemes. Whenever the inputs to a Set-Reset flip-flop change, the output changes immediately. It is delayed only by the charge storage characteristics of the semiconductor devices used to make the gates. The delay is only a few nanoseconds and is unpredictable so far as a specific device is concerned.

Assume that the inputs to the flip-flop are measurements being made by the navigation system of an aircraft, and the
output of the flip-flop will aid in the control of the autopilot. If the input data changes rapidly, operation of the controls might be erratic, leading to excessive wear of parts and unreliable control. To prevent wild changes in operation, digital systems usually work on a controlled stop-and-go basis. The system is paced by a clock, which is actually an oscillator.


Fig. 2-8. Constructing a NOR-gate Aip-Rop.
The clock usually acts as a pacing signal, allowing the system to rest most of the time. Then, when all the various subsystems have settled down to a stable condition, it scans all the inputs and outputs to see if something should be changed. In a digital computer, on the other hand, the clock moves the program to the next instruction once the circuits have settled. In a computer, the tendency is to operate at as high a clock rate as possible, so that longer and more complex programs can be handled with as little electronics as possible. In a control system, the clock need only be fast enough to stay ahead of the process or machine being controlled.

The clock signal in a digital system is a square wave of voltage having the same magnitude as the logic signals. The signal must meet certain requirements on rise time, fall time, and duration of being high and low. Many digital circuits are acti-
vated when the clock goes high-that is, goes to 1 . Some circuits are activated when the clock goes to 0 .

Fig. 2-9 shows how an S-R flip-flop can operate in a clocked system. The circuit shows a NAND-gate S-R flip-flop consisting of Gates 1 and 2. Inputs to the flip-flop are A1 and B1. Input A1 is the output of Gate 3 , which is a function of input A and the clock pulse CP. When A is 1 and the clock is 1 , then A1 is low. Similar action controls input B and Gate 4 output, B1. When the clock is low, both A1 and B1 will be high.

The truth table shows how the flip-flop is controlled. As long as the clock pulse signal is $0, \mathrm{~A} 1$ and B 1 will both be 1 and the flip-flop will not change state. However, as soon as CP goes high, input signals A and B control the flip-flop. Thus, if $\mathrm{A}=1$ and $\mathrm{B}=0: \mathrm{A} 1$ is $0, \mathrm{~B} 1$ is $1, \mathrm{Q}$ goes to 0 , and $\overline{\mathrm{Q}}$ goes to 1 . If $\mathrm{A}=0$ and $\mathrm{B}=1, \mathrm{Q}$ goes to 1 .

The circuit of Fig. 2-10 shows a Nor-gate flip-flop with And-gate control. The truth tables in Figs. 2-9 and 2-10 are similar, except that the outputs are different for $\mathrm{A}=\mathrm{B}=1$ when CP is 1 . We see also that in the nand-gate circuit, when


Fig. 2.9. Clocked NAND-gate S-R flip-flop.
$\mathrm{A}=0$ and $\mathrm{B}=1, \mathrm{Q}$ goes to 1 ; while in the nor-gate circuit, the same inputs give $\mathbf{Q}=0$.

A NAND-gate flip-flop controlled by AND gates is shown in Fig. 2-11. Whenever CP goes to $0, \mathrm{A1}$ and B1 go to 0 , and Q and $\bar{Q}$ go to a 1 . The circuit does not function correctly. Fig. 2-12 shows a NOR-gate flip-flop with NAND-gate control; this circuit does not work correctly either, since Q and $\overline{\mathrm{Q}}$ go to 0 when CP goes to 0 .

(A) Block diagram.

| $C P$ | $A$ | $A 1$ | $B$ | 81 | $Q$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | $Q$ |
| 0 | 0 | 0 | 1 | 0 | $Q$ |
| 0 | 1 | 0 | 0 | 0 | $Q$ |
| 0 | 1 | 0 | 1 | 0 | $Q$ |
| 1 | 0 | 0 | 0 | 0 | $Q$ |
| 1 | 0 | 0 | 1 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 | 0 |

CLOCK LOW - 0
CLOCK HIGH - 1
Q- OUTPITMAY
BE HIGH OR LOW

Fig. 2.10. Clocked NOR-gate S-R fip-flop.
Fig. 2-13 shows the equivalent logic circuit of Fig. 2-10. The truth table has been reduced to show only the inputs that are significant. The output column is labeled $\mathbf{Q}_{\mathrm{n}}$. This refers to the state that the clock pulse and the inputs have caused the flip-flop to enter. Excluded inputs are $\mathrm{A}=\mathrm{B}=0$ and $\mathrm{A}=\mathrm{B}=$ 1. As long as the $\mathrm{CP}=0$, the inputs will have no effect on the flip-flop. When CP goes high, the flip-flop will take up the state called for.

If A and B should change while CP is high, the flip-flop will follow accordingly. Thus, the inputs are usually required to be stable while the clock is high and data is being entered into the flip-flop. Stability requirements are not difficult to meet

(A) Block diagram.

| $C P$ | $A$ | $A l$ | $B$ | $B 1$ | Q | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | 0 | $X$ | 0 | 1 | 1 |
| 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 | 0 | 1 | 0 |
| 1 | 1 | 1 | 1 | 1 | $Q$ | $\bar{Q}$ |

(B) Truth table.
$X$ - INPUT MAY BE HIGH
OR LOW
Q, Q - OUTPUT MAY BE
HIGH OR LOW
Fig. 2-11. NAND-gate flip-flop controlled by AND gate.

(A) Block diagram.

| $C P$ | $A$ | $A 1$ | $B$ | $B 1$ | $Q$ | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | $X$ | 1 | $X$ | 1 | 0 | 0 |
| 1 | 0 | 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 | 1 | 1 |

(B) Truth table.
$X$ - INPUT MAY BE HIGH OR LOW

Fig. 2-12. NOR-gate flip-flop controlled by NAND gate
but must not be ignored. When CP goes low, the flip-flop goes to its quiescent state.

A clocked flip-flop can be easily constructed using a 7400 and a 7402 .


Fig. 2-13. A clocked S-R flip-flop.

## TTL FLIP-FLOPS

In working with digital logic, circuit designers found that certain types of flip-flops were particularly useful. As a result, semiconductor manufacturers started making ICs containing these flip-flops; sometimes one flip-flop to an IC package, sometimes two.

The general-purpose flip-flops available in the type 54/74 family are the D type, the J-K type, and the J-K Master-Slave type. Simpler Set-Reset and clocked Set-Reset flip-flops are used internally in other ICs, such as shift registers and counters, and have recently become available in ICs. Other TTL families do have other types of flip-flops.

## D-Type Flip-Flop

The D-type flip-flop is a clocked flip-flop with a very simple truth table. The device has only one input, which is labeled D for Data and which may be either 1 or 0 . When the clock pulse occurs, the output of the flip-flop goes to the same state as the D input.

Fig. 2-14 shows the logic diagram of a D-type flip-flop. Two flip-flops are included in the circuit type 5474 or 7474 package. It is called a "Dual D-Type Edge-Triggered Flip-Flop." The circuit has four input terminals: Preset, Clear, Clock, and D. The outputs are $Q$ and $\bar{Q}$. As usual, ground and power connections are not shown on the logic diagram. The flip-flop is shown in the functional block diagram form in Fig. 2-14A and is shown in simplified block form in Fig. 2-14B. Operation of the circuit will be examined using the analysis table in Fig. 2-15.

(A) Block diagram.

(B) Symbol.

| $\mathrm{t}_{\mathrm{n}}$ | $\mathrm{t}_{\mathrm{n}+1}$ |  |
| :---: | :---: | :---: |
| D | Q |  |
| 0 | $\overline{0}$ |  |
| 0 | 0 |  |
| 1 | 1 |  |
|  | 1 |  |

(C) Truth table.

(D) Clock pulse waveform.

Fig. 2-14. A D-type flip-flop.
The catalog description of the D-type flip-flop states that a low input to the Preset ( P ) terminal sets output Q to a logical 1, and a low input to Clear (C) terminal sets $Q$ to a logical 0. (The gates have been labeled 1 through 6 to aid the discussion.)

| 늘 | INPUTS |  |  |  | INTERNAL GATES |  |  |  |  |  | OUT PUTS <br> Q $\overline{\mathrm{Q}}$ |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | CP | 0 | C | - | 1 | 2 | 3 | 4 | 5 | 6 |  |  |  |
| 1 | 0 | 0 | 1 | 1 |  |  | 0 | 1 | 1 | 1 | Q | Q |  |
| 2 | 0 | 0 | 1 |  | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 |  |
| 3 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |  |
| 4 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  |
| 5 | 0 | 1 | 1 | 1 | 0 | $\overline{0}$ | 1 | 1 | 1 | 0 | Q | $\bar{\square}$ |  |
| 6 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 |  | 0 |  |
| 7 | 1 | 1 | 1 |  | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 0 |  |

Fig. 2-15. Analysis table for Fig. 2-14.

Since the inputs must control the final state of the circuit, we can check circuit operation by varying the inputs one at a time. We are interested in the final condition of Gates 1 and 2 , since these provide the outputs Q and $\overline{\mathrm{Q}}$.

Try to follow both the logic diagram in Fig. 2-14 and the analysis table in Fig. 2-15. We see that when $\mathrm{CP}=0$, the outputs of Gates 4 and 5 go to a logical 1, and $\mathrm{D}=0$ causes Gate 6 to go to a 1. Thus, Gate 3 has all its inputs as 1 ; its output is 0 . Since Gate 4 is already 1 , the fact that the output of Gate 3 is 0 does not change anything. We see that Gates 1 and 2 have not been affected by the other gates and, thus, their status is unknown. The outputs of Gates 1 and 2 are Q and $\overline{\mathrm{Q}}$ and are stable; whichever output happens to become a 0 will drive the other output to a 1.

The second line of the analysis table shows what happens when the $P$ input goes to 0 , with other inputs unchanged. Gates 1 and 3 go to 1 , so $\mathrm{Q}=1$. The Clock is 0 and holds Gate 4 and Gate 5 high, while $\mathrm{D}=0$ holds Gate 6 at a 1 . The input to Gate 2 is a 1 from C, a 1 from Gate 5 , and $Q=1$; thus, the output of Gate 2 is 0 . The flip-flop has been set to $\mathrm{Q}=1, \overline{\mathrm{Q}}=0$.

Suppose the Clock or D (or both) should become 1 while $P$ is low-will this affect the circuit? We note that as long as $P=0, Q$ must be 1 . From line 7 of the analysis table, we see that Gate 5 will be 1 because Gate 4 or Gate 6 will be 0 if CP or D are high; therefore, Gate 2 is a 0 . Thus, when $\mathrm{P}=0$, it overrides CP and D, regardless of whether they are 1 or 0 .

The third line of the truth table shows how the Clear input resets the circuit. With $\mathrm{C}=0$ and $\mathrm{P}=1$, Gate 4 is a 1 and Gate 2 is a 1 ; Gate 1 has all 1 s as inputs and therefore is a 0 . Again, the CP and D inputs cannot affect the outputs. If, however, both $P$ and $C$ were 0 , the outputs would be driven to a $1(Q=1$ and $\overline{\mathrm{Q}}=1$ ). This is a forbidden or illogical state of affairs, and so this combination of inputs is forbidden.

In normal use, the flip-flop operates with $\mathrm{P}=\mathrm{C}=1$, and data (D) is entered into the flip-flop as the clock goes high. Line 4 of the analysis table shows what occurs when $\mathrm{CP}=1$ and $\mathrm{D}=0$. We see that prior to $\mathrm{CP}=1$ (that is, line 1), Gate 4 was 1 and Gate 3 was 0 . When CP goes to 1 , Gate 5 has all 1 inputs (output from Gates 6 and 4 and CP), thus its output goes to 0 ; this is similar for Gate 3, which also goes to 0 . Therefore, Gate $5=0$ makes Gate $2=\overline{\mathrm{Q}}=1$, while Gate 1 has all 1s as inputs ( P , Gate 4 and $\bar{Q}$ ), so Gate $1=\mathrm{Q}=0$. Thus, the Clock has transferred the $\mathrm{D}=0$ input to the $\mathrm{Q}=0$ output. When the Clock falls back to zero, line 1 of the truth table applies, and the flip-flop is quiescent at $\mathrm{Q}=0$ and $\overline{\mathrm{Q}}=1$.

When $\mathrm{D}=1$, the flip-flop goes to $\mathrm{Q}=1$ when $\mathrm{CP}=1$. Prior to the CP going to 1 , but with $\mathrm{D}=1$, the circuit is as shown in line 5 . Because $\mathrm{CP}=0$, Gates 4 and 5 are high; therefore, Gate 6 has all 1 s as inputs and is 0 ; therefore, Gate 3 has all 1 s as inputs and is 0 . Gate 1 inputs are $P=1$, Gate $4=1$, and $\bar{Q}$; while Gate 2 inputs are $C=1$, Gate $5=1$ and Q. Thus, Gates 1 and 2 are quiescent.

When CP goes to 1 (line 6), Gate 4 goes to 0 , which gives Gate 5 a 1 output. Gate 3 is a 1 , Gate 1 is a 1 , and Gates 6 and 2 have all 1 inputs and therefore go to 0 . Thus $\mathrm{Q}=1$ and $\overline{\mathrm{Q}}=0$. When CP falls back to 0 , the circuit returns to line 1 or line 5 .

Because of the way the circuit operates, it is called edgetriggered, and the data on $D$ is transferred to the flip-flop on the positive-going edge of the clock pulse. Once the circuit has responded to CP, the D input is locked out and a change here has no effect until the next ciock pulse.

The truth table for a D-type flip-flop is shown in Fig. 2-14C. Only one input, D, is listed and only one output is needed, although both $Q$ and $\bar{Q}$ are shown. The symbol $t_{n}$ refers to the time slot (Fig. 2-14D) before the clock pulse. The symbol $\mathrm{t}_{\mathrm{n}+1}$ means the time slot after the clock pulse. The interpretation, therefore, is that if $\mathrm{D}=0$ before the clock pulse, Q will be 0 after the pulse; if $\mathrm{D}=1$ before, Q will be 1 afterwards.

The block symbol (Fig. 2-14B) for the complete flip-flop shows open circles on the Clear and Preset inputs. These open circles mean that when the Clear input is driven to 0 , it clears the flip-flop (sets $Q$ to 0 ); when $P=0$, the flip-flop is preset to $\mathrm{Q}=1$. In some cases, a diagram will show an input with a line above it, such as $\overline{\mathrm{C}}$. This means that $\overline{\mathrm{C}}=0$ is the signal that causes action. In some cases, the line drawn above an input is used together with an open circle on the diagram. This is redundancy or emphasis only, and the line does not negate the open circle, nor does the open circle negate the line.

Note further that the open circle is placed in direct contact with the block diagram outline. When an open circle is drawn some distance away from a block, it usually is meant to show a pin on the IC package; it is not, in this case, a negation symbol.

## J-K Master-Slave Flip-Flop

The most popular flip-flop is the so-called J-K flip-flop. The letters J and K have no special meaning and may, in fact, have been merely the label put on the pins (used for inputs) when the circuit was developed. The functional block diagram of a J-K Master-Slave flip-flop type 5473/7473 is shown in Fig.

(A) Block diagram.

| $t_{n}$ | $t_{n+1}$ |  |
| :---: | :---: | :---: |
| 1 | $K$ | $Q$ |
| 0 | 0 | $Q_{n}$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $\bar{Q}_{n}$ |

Fig. 2-16. J-K Master-Slave flip-flop.
2-16. Gates 3 and 6 form the master flip-flop, and Gates 9 and 10 form the slave.

The truth table for the circuit shows four types of operation. When inputs $J$ and $K$ are 0 , the flip-flop is in the quiescent state and does nothing as clock signals come in. This is shown in the truth table by the notation $Q_{\mathrm{n}}$, which means that the output $Q$ is the same, in time slot $t_{n+1}$, as it was in time slot $t_{n}$. When $\mathrm{J}=0$ and $\mathrm{K}=1$, the clock drives the output Q to 0 ; when $J=1$ and $K=0, Q$ is driven to a 1 . Finally, when $J$ and $K$ are both 1, the clock signal causes the flip-flop to change state, or toggle, regardless of whether the previous state was 0 or 1. Thus all four possible inputs are allowed, and each produces its own specific result.

The flip-flop is cleared $(\mathrm{Q}=0)$ as indicated in line 1 of the analysis table (Fig. 2-17). The X notation for inputs J, K, and Clock means that the circuit doesn't care whether these inputs are 1 or 0 -they do not affect the output. A low (0) on the Clear input causes Gate 10 to go to high (1). Gate 7 output is

| $\frac{m}{2}$ | INPUTS |  |  | 1 |  |  |  |  |  | $7$ | 088 |  |  | Q1 | Q2 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | C | J | $K \mathrm{CP}$ |  |  |  |  |  |  |  |  |  |  |  |  |
| 1 | 0 | X | $\times \times$ | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\infty$ | $\infty$ |
| 2 | 1 | 0 | 00 | 0 | X | X | 0 | X | X | $\times$ | X | 1 | 1 | $\infty$ | $\infty$ |
| 3 | 1 | 0 | 10 | 0 |  | X | 0 |  | $X$ |  |  |  |  |  |  |
| 4 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | $\infty$ | 102 |
| 5 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | $\infty$ | 102 |
| 6 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | LOZ | $\infty$ |
| 7 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | LOZ | $\infty$ |

Fig. 2.17. Analysis table for Fig. 2.16.
0 and, thus, transistor Q1 is nonconducting at this point; its collector is "hanging" and both inputs to Gate 9 are high, making $\mathrm{Q}=0$. (If the Clock should go low while Clear $=0$, transistor Q1 still does not conduct, since Gate 7 is 0 . Transistor Q2 would conduct, since the output of Gate 8 is 1 , and this would cause a second 0 to appear at Gate 10. Thus the state of the Clock is irrelevant.) Also, the state of the J and K inputs are irrelevant.

In line 2, Fig. 2-17, Clear is 1 and $\mathbf{J}=\mathbf{K}=0$. With $\mathbf{J}=\mathbf{K}=$ 0 , Gates 1 and 4 are 0 . Gates 3 and 6 are not controlled by Gates 1 and 4 and are indeterminate. Thus, the flip-flop stays locked in whatever state it was in.

Let a clock signal with the waveshape shown in Fig. 2-18 be applied. At point 1 on the waveform, the slave part (Gates 9 and 10) of the circuit is isolated from the master part of the circuit because transistors Q1 and Q2 become open circuits as their emitter voltages are raised toward their collector voltages. With transistors Q1 and Q2 open (infinite impedance), Gate 9 and 10 have these inputs "hanging," which is the equivalent of applying a 1 . Since a 0 is the controlling function in a NAND gate, Gates 9 and 10 are no longer affected by what happens in the master part of the circuit, as long as the clock voltage remains above point 1 .

At point 2 on the waveform, the clock voltage has risen far enough to remove its inhibiting effect on Gates 1 and 4. However, with $\mathrm{J}=\mathrm{K}=0$ (line 2), Gates 1 and 4 remain a 0 , and the flip-flop remains in its previous state. As long as the clock


Fig. 2.18. Clock waveform for Fig. 2.16.
voltage stays above point 2 , the circuit is susceptible to changes in J and K inputs; normally the J and K inputs will not be changed during this period. As clock voltage falls below point 3, Gates 1 and 4 are again inhibited, thereby disabling the J and K inputs. At point 4 on the waveform, transistors Q1 and Q2 are again enabled; if Gate 7 is high, transistor Q1 will conduct and put a 0 on Gate 9. If Gate 8 is high, transistor Q2 will conduct and put a 0 on Gate 10 . In the case just considered, no change has occurred in the master flip-flop, so transistors Q1 and Q2 resume their previous state-one conducting and one open.

In line 3 , let $\mathrm{J}=0$ and $\mathrm{K}=1$. With the clock $=0$, Gates 3 and 6 are not affected. The clock waveform is applied, and at point 1 the slave is isolated from the master. At point 2 (line 4), the inputs are enabled, and since $J=0$, Gate $1=0$ but Gate 3 is still indeterminate-that is, not controlled by input $J$ alone. Gate 4 has the clock and K inputs of a 1 and, thus, its output will depend on the state of its third input (which is the Q output of the slave flip-flop). If $Q$ happens to be a 1 , Gate 4 will be a 1 , and this will drive Gate 6 to a 0 . Gate 2 has a 0 and a 1 for inputs and goes to a 0 , causing Gate 3 to have two 0 inputs and go to a 1 . Gate 7 is driven to 0 by Gate 6. Gate 8 has one input 1 , with the second connected to the collector of transistor Q1. Since transistor Q1 is open at point 2 and above on the waveform, Gate 8 has both inputs a 1 and thus is a 1.

At point 3 on the waveform shown in Fig. 2-18, the J and K inputs are disabled, but this does not affect Gates $2,3,5,6,7$, and 8.

At point 4 on the waveform, the transistors are enabled. Since Gate $8=1$, transistor Q2 conducts, thus putting a 0 on one input of Gate 10 . With one 0 input, Gate 10 goes to 1 , (making $\bar{Q}=1$ ), which in turn gives Gates 9 one input $=1$ and one "hanging" input, so Gate 9 goes to 0 . Thus, Q goes to 0 in agreement with the truth table.

In the discussion above, we assumed that Q was a 1 . What happens if it is 0 ? Line 5 shows that the result is exactly the same. At point 1 on the waveform shown in Fig. 2-18, the slave is isolated. At point 2, data is entered into the master. Gate 1 with $J=0$, stays at 0 . With $Q=0$, Gate 4 has one input 0 and thus is 0 . However, for $Q$ to be a 0 , both inputs to Gate 9 must be a 1 . Thus, input B to Gate 9 must be a 1 , which in turn requires that Gate 7 be a 0 . (With its base voltage 0 , transistor Q1 will be cut off, making input $9 \mathrm{~B}=1$.) For Gate 7 to be a 0 , its $B$ input must be 0 , which in turn requires that Gate 6 be 0 . If Gate 6 is 0 , Gate $3=1$. Thus, when $J=0$ and $K=1$, the
circuit goes into the $\mathrm{Q}=0$ state, regardless of its previous condition.

The next condition is when $\mathrm{J}=1$ and $\mathrm{K}=0$. The circuit is symmetrical except for Gates 2 and 5. Since the Clear input to Gate 2 is a 1 in normal operation, Gate 2 acts exactly like Gate 5. The circuit will thus perform as described previously, except $\bar{Q}$ always ends up as 0 , and $\mathbf{Q}$ ends up as 1 .

The final case is when $\mathrm{J}=\mathrm{K}=1$. Consider the circuit when $\mathrm{Q}=1$. At point 2 on the waveform, Gate 4 is 1 and Gate 1 is 0 (since $\bar{Q}=0$ ). Gate 6 is driven to 0 and Gate 3 is driven to 1 . When Gate $3=1$ and Gate $6=0$, the circuit will, as we have seen previously in lines 4 and 5 , end up in the $Q=0$ state at the end of the clock pulse.

Consider circuit operation when $\mathrm{Q}=0$ (line 7). Now at point 2, Gate 4 goes to 0 and Gate 1 goes to 1 . Gate 3 goes to a 0 and Gate 6 to a 1 . This set of conditions drives $Q$ to a 1 at point 4 of the waveform. Thus we see that the circuit toggles every time a clock pulse enters.

## OTHER VERSIONS

The logic diagram shown in Fig. 2-16 is for the circuit type SN5473/SN7473 manufactured by Texas Instruments. The same part, as manufactured by Motorola, does not use Gates 5,7 or 8 . Gates 3 and 6 are allowed to switch transistors Q1 and Q2 directly, rather than being buffered by Gates 7 and 8. The buffering and circuit symmetry provided by Gate 5 is dispensed with in the Motorola version. The circuits function identically, of course, and are interchangeable; otherwise they would have different part numbers.

In many digital circuits, the $J$ and $K$ inputs to be applied to a flip-flop are not single inputs but are functions of several variables. This gives rise to the so-called Anded J-K flip-flops. The Motorola version of circuit type SN5472/SN7472, an


Fig. 2-19. Block symbol for SN5473/SN7473.

AnDed J-K Master-Slave flip-flop with direct Set and Reset, is shown in Fig. 2-20A. Comparing the circuit with Fig. 2-16A (note the interchange of lettering), we see that Gates 7 and 8 are gone, and Gate 5 is symmetrical with Gate 2, thus giving direct Set. For J to be a 1, J1, J2, and J3 must all be 1; this is similar for K.

(A) Functional block diagram.
(B) Block symbol.


Fig. 2-20. ANDed J-K Master-Slave flip-flop.

The block symbol drawing for the circuit is shown in Fig. $2-20 \mathrm{~B}$. The symbol drawing includes the pin numbers of the IC package. Because of the extra pins needed to handle the extra J and K inputs, only one flip-flop goes into a standard package. The block symbol drawing shown in Fig. 2-19 includes two flip-flops, since the SN5473/SN7473 contains two circuits.

Fig. 2-21 shows the block symbol drawing for circuit type $5470 / 7470$. The $\mathrm{J}^{*}$ and $\mathrm{K}^{*}$ inputs are true when 0 . Thus, $\mathrm{K}=1$ when K 1 is $1, \mathrm{~K} 2$ is 1 , and $\mathrm{K}^{*}$ is 0 . Inputs $\mathrm{J}^{*}$ and $\mathrm{K}^{*}$ must be


Fig. 2-21. Edge-triggered J-K Master-Slave flip-flop with inverted inputs.
grounded when not used; otherwise they will present a 0 at the AND gate and lock up the circuit accordingly.

## High-Speed J-K Flip-Flop

A J-K flip-flop with a somewhat different operation than has been previously considered is shown in Fig. 2-22. This flipflop is a member of the high speed type $54 \mathrm{H} / 74 \mathrm{H}$ family of


Fig. 2-22. High-speed monolithic J-K flip-fop.
circuits and operates at up to 50 MHz . The truth table, however, is the same as for other J-K flip-flops.

Applying a 0 input to the Preset drives Gate 7, and thus Q, to a 1. (Gate 8 is a buffer amplifier.) With Clear having an input of 1 and the clock low, Gate 9 has all inputs $=1$ and, therefore, goes to 0 ; thus, $\bar{Q}=0$. Applying an input of 0 to Clear sets $\mathbf{Q}$ to 0 and, with $\operatorname{Preset}=1, \bar{Q}$ goes to 1 .

| $\stackrel{w}{2}$ | INPUTS |  |  |  |  | GATES |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | P | C | CP | 」 | K | 1 | 2 | 3 | 4 | 5 | 6 | Q |  | $\bar{Q}$ |  | $t_{n+1}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  | 7 | 8 | 9 | 10 | Q | $\overline{0}$ |
| 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 2 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 3 |  |  |  | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 4 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| 5 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 6 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

Fig. 2-23. Analysis table for Fig. 2-22.
Let's examine the circuit using the analysis table shown in Fig. 2-23. While the clock is low, let $\mathrm{J}=\mathrm{K}=0$ (line 1) be applied (Clear and Preset $=1$ ). Gates 1 and 4 will be driven to a 1 regardless of the value of Q and $\overline{\mathrm{Q}}$. If Gate $9=0$, then the input of Gate 6 (that has the diode connected to the junction of Gates 9 and 10) will see a ground and Gate 6 will be a 0 . From similar considerations, Gate $3=1$. When the clock goes high (above point 1 on the waveform in Fig. 2-24), Gates 1 and 4 stay the same; thus, the circuit does not change when $\mathrm{J}=\mathrm{K}=0$.


Fig. 2-24. Clock waveform for Fig. 2-22.
With $\mathrm{J}=0$ and $\mathrm{K}=1$, Gate 4 will be 1 (line 2 of the table). Assume $\mathbf{Q}=1$ and $\overline{\mathbf{Q}}=0$. For $\overline{\mathrm{Q}}$ to be a 0 , Gate 9 must have all inputs $=1$. This requires that transistor Q 2 be open or cut off; therefore, Gate 6 must be low. For Gate 6 to be low, transistor Q1 must be on. This puts a 0 into both Gate 6 and Gate 7. Gate 1 is high because the clock is low; so Gate 3 has all inputs $=1$.

Now, let the clock begin to go high. At point 1 on the clock waveform (Fig. 2-24), the emitter voltages of transistors Q1 and Q2 has risen sufficiently to cut off these transistors; thus, the inputs to which their collectors are connected see a 1 . Gates 7 and 9 are thereby isolated from the input section of the flipflop. At this point Gate 1 will have a 1 on each of its inputs and will go to 0 ; Gate 3 will go to 0 ; Gate 4 still has its J input $=0$ and will go to 1 . Gate 6 will go to 1 because each input is a 1.

Now let the clock go low. As the clock waveform passes below point 2, transistors Q1 and Q2 are enabled. The output

(A) Block diagram.

| $t_{n}$ | $t_{n+1}$ |  |
| :---: | :---: | :---: |
| 1 | $K$ | $Q$ |
| 0 | 0 | $Q_{n}$ |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | $Q_{n}$ |

(B) Truth table.

Fig. 2-25. Positive edge-friggered fip-flop.
of Gate 6 is a 1 ; therefore, transistor Q2 is driven into saturation, which puts a 0 on an input of Gate 9 and $\overline{\mathbf{Q}}$ goes to a 1. Gate 3 is 0 ; therefore, transistor Q1 is cut off and Gate 7 sees a 1 on this input. Gate 7 has all 1 s as inputs and goes to 0.

Because the slave flip-flop changes state when the clock goes low, the circuit is called a negative edge-triggered flip-flop.

The final mode of operation is for $\mathrm{J}=\mathrm{K}=1$. With the clock high, the gates are as shown in line 5 . When the clock goes low, transistor Q2 turns on and $\bar{Q}$ is driven from 0 to 1. In line 6,
$J$ and $K$ are 1 but now $\overline{\mathrm{Q}}=1$, setting up the gates as shown. When the clock goes low, transistor $Q 1$ turns on driving $Q$ to a 1 and $\bar{Q}$ to a 0 . Thus, the circuit toggles on the negative edge of the clock pulse when $J=K=1$.

## Positive Edge-Triggered Flip-Flop

Both the J-K Master-Slave circuit and the high-speed J-K type 74 H 106 circuit are negative edge-triggered circuits. TypeD flip-flops, however, trigger on the positive edge of the clock pulse and so does type 7470, shown in Fig. 2-25.

The key to positive-edge triggering in this circuit is the inverter or NAND gate in the clock input. When the external clock pulse goes high, the switching transistors see a signal going low, and the circuit responds accordingly. Circuit operation otherwise is identical to J-K flip-flops.

Note the inverters of the $\overline{\mathrm{J}}$ and $\overline{\mathrm{K} 3}$ inputs. For clocked operation, these two inputs can be connected to the clock input. If inputs $\overline{J 3}$ and $\overline{\mathrm{K} 3}$ are not used, they should be connected to ground, which will put a 1 on their respective input gate. These 1s free the gates to follow the other inputs.

## CHAPTER 3

## Decoders

Machine-to-machine communications are accomplished primarily with binary numbers (radix 2), and, since man is most at ease with decimal or radix ten numbers, the need to translate information from one number system to the other occurs constantly. The task of converting a radix ten number (any number from 0 through 9 ) to a radix 2 number ( 0 or 1 ) is usually called encoding; going from radix 2 to radix 10 is usually called decoding.

Encoding devices are usually found at the input terminals of digital systems. They usually are not complicated in their logical structure. To encode a number 9 , for example, we only need to set four toggle switches to either a high voltage or ground, in such an order that they permit an output corresponding to the code 1001. Decoding, on the other hand, requires the logical analysis of a number of inputs to determine which output is correct.

Digital circuits are constantly required to decode a set of input signals and generate a specific output. If a circuit is driving a set of signal lights, then each light must have its own specific address. If a circuit is driving a seven-segment readout device, the circuit must be able to choose which segments to light and which to leave dark. If a circuit is operating with a magnetic core memory, some means must be provided to address each specific word location in the memory, both for reading in and reading out. This chapter will discuss some TTL decoders.

## ONE-OF-FOUR DECODER

One of the simplest TTL decoders is the Fairchild TTL/MSI 9321, a "Dual One-of-Four Decoder." The functional block diagram is shown in Fig. 3-1A. (The TTL/MSI 9321 is a member of a TTL family very similar to and compatible with type 54/74 circuits. A similar decoder, but a little more complicated, is circuit type SN54155/SN74155.) The circuit has two data inputs, $A_{0}$ and $A_{1}$, and an enable input $\bar{E}$. The enable input is a

(A) 8 lock diagram.

| $\bar{E}$ | $A_{1}$ | $A_{0}$ | OUT PUT |
| :--- | :--- | :--- | :---: |
| 0 | 0 | 0 | $\overline{0}$ |
| 0 | 0 | 1 | $\overline{1}$ |
| 0 | 1 | 0 | $\overline{2}$ |
| 0 | 1 | 1 | $\overline{3}$ |
| 1 | $X$ | $X$ | NONE |

Fig. 3-1. Dual one-of-four decoder.
control input and allows the circuit to be synchronized by a clock signal. Inputs $A_{0}$ and $A_{1}$ are the inputs to be decoded, and together they form the digital word $\mathrm{A}_{1} \mathrm{~A}_{0}$, as shown in the truth table in Fig. 3-1B. The word $\mathrm{A}_{1} \mathrm{~A}_{0}$ can be any one of four combinations, and the decoding circuit must determine which of the four outputs to choose for each input word. The outputs are labeled: $\overline{0}, \overline{1}, \overline{2}$, and $\overline{3}$. The selected output goes to 0 while the others stay high.

The circuit can be considered to consist of four major sections as shown in Fig. 3-2-input address, control, logic, and


Fig. 3-2. Basic functions of a decoder circuit.
output. When convenient, these various sections in other ICs are allowed to merge into one another and thus cannot always be clearly identified. In the 9321, Gates 1 through 4 (Fig. 3-1A) form the address section, Gate 5 forms the control, and Gates 6 through 8 form the logic. The output section in this device is simply the outputs of Gates 6 through 8, each of which goes to a separate pin of the IC package and can drive a specific load.

In the input section, $A_{0}$ drives Gate 1, an inverter. Gate 1 drives Gates 2, 6, and 8 . Without Gate 1, any circuit trying to drive input $A_{0}$ would have to supply three input circuits; with Gate 1, the device presents an ordinary unit load to the driving circuit.

Gate 1 is followed by Gate 2, which is another inverter. Gate 1 gave buffering and $\overline{A_{0}}$; Gate 2 gives back $A_{0}$. Both $A_{0}$ and $\bar{A}_{0}$ are needed to drive the logic section.

The control section consists only of an inverter. Note that when the enable signal $=1$, the output of Gate 5 is 0 , and the outputs of Gates 6 through 9 are all 1s; this is the quiescent state of the decoder. When $\overline{\mathrm{E}}=0$, then Gate $5=1$, and Gates 6 through 9 are controlled by $\mathrm{A}_{0}$ and $\mathrm{A}_{1}$. The state of the circuit for $\overline{\mathrm{E}}=1$ is given by line 1 of the analysis table in Fig. 3-3-all outputs are high.

Lines 2 through 5 show the status of the circuit for the four combinations of $A_{1} A_{0}$. With $A_{0}=A_{1}=0$ and $\bar{E}=0$ (line 2),

| LINE | INPUTS |  |  | INTERNAL GATES |  |  |  |  |  |  |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| NBR | $\vec{E}$ | ${ }_{1}$ | $A_{0}$ | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | $\overline{0}$ | $\overline{1}$ | $\overline{2}$ | 3 |
| 1 | 1 |  |  |  |  |  |  | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 2 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 3 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 1 |
| 5 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 0 |

Fig. 3-3. Analysis table for Fig. 3-1.

Gate 6 has a 1 on each input, and thus has an output of 0 ; output $\overline{0}$ is low. Gate 8 has one input low ( $\mathrm{A}_{1}$ through inverter Gates 3 and 4) and is therefore high; Gate 9 has two inputs low (the outputs of Gates 2 and 4) and is high. Gate 7 is driven high by the input from Gate 2. Thus, all output gates except 6 are high.

Line 3 shows the condition of the gates for $\mathrm{A}_{0}=1$ and $\mathrm{A}_{1}=$ 0 . The logic function of the device causes all output gates to go high except Gate 7 , thereby selecting $\overline{1}$ as the output line. The other two input code combinations (shown on lines 4 and 5) operate similarly to select output $\overline{2}$ or output $\overline{3}$.


Fig. 3-4. Typical decoder circuit configuration.
Fig. 3-4 shows how the device can be used to light any one of four lamps, depending on the input word $\mathrm{A}_{1} \mathrm{~A}_{0}$ and control $\overline{\mathrm{E}}$. When an output is low, current will flow from +5 -volt source through the lamp to ground causing the lamp to light. Again, open circles on the block symbol indicate that a low signal is required for circuit operation (or that the selected output goes low).

## ONE-OUT-OF-TEN DECODER

Three different ICs have been developed in the type 54/74 family to decode three different number codes. These are known as the Binary-Coded-Decimal code (BCD), the Excess-3 code, and the Excess-3 Gray code. The three devices are very similar in logical structure and use the same decoding concept as the previously discussed one-out-of-four decoder.

The functional block diagrams for the decoders are shown in Figs. 3-5, 3-6, and 3-7. The decoders do not have an enabling input. Their truth tables are shown in Fig. 3-8.

Decimal numbers from 0 through 15 are shown at the left of the truth tables. Truth table A shows the BCD code for the
decimal numbers. The binary number 0000 represents decimal number 0 ; binary number 0001 represents decimal number 1 ; binary number 0010 represents decimal 2 ; etc.

Truth table B shows the Excess-3 binary code, where binary number 0011 represents decimal 0 , binary 0100 represents decimal 1, etc. The Excess-3 code is obtained by giving decimal 0 the binary number 0011, which is the same as decimal 3 in BCD. Thus, in Excess-3, the count starts at the equivalent of decimal 3 and ends at decimal 12.


Fig. 3-5. Functional block diagram for a BCD-to-decimal decoder.
Truth table C shows Excess-3 Gray binary code, where binary number 0010 represents decimal 0 , etc. The Gray code was originally set up so that no more than 1 bit would change, when counting in sequence from one number to the next higher or lower number. Truth table C shows the Excess-3 version of the Gray code.

Assume you are decoding a BCD signal, and the binary word 0000 is presented to the decoder. The gate controlling output 0 will have as inputs $\overline{\mathrm{A}}, \overline{\mathrm{B}}, \overline{\mathrm{C}}$, and $\overline{\mathrm{D}}$, which are all 1 s , and the


Fig. 3-6. Excess-3-to-decimal decoder functional block diagram.
gate will go to 0 . This is shown by the output truth table D in Fig. 3-8. Examination of the logic diagram will show that all the other output gates have at least one input at 0 , and thus they will be high. If the input code changes to 0001 , the 1 output goes low and the others all go high.

If the signal to be decoded is in Excess-3, we use circuit type 5443/7443, shown in Fig. 3-6. For an input of 0011, the logic again drives output 0 low and all the other outputs high. Circuit type $5444 / 7444$ decodes Excess-3-Gray signals.

In all three ICs, four inputs are required. Note that with four inputs, there are 16 possible input combinations. Since only 10 outputs are needed, six of the input combinations are meaningless so far as selecting an output is concerned, and so all outputs are high for these inputs. (Remember from Fig. 3-4 that a low output is necessary for circuit operation.)

The three ICs do not have a control section, and thus clocking or enabling is not possible or required. The outputs tend to follow the inputs instantaneously, subject only to the propagation delays of each block in a given chain or path. The shortest


Fig. 3-7. Excess-3-Gray-to-decimal decoder functional block diagram.


Fig. 3-8. Truth tables for Figs. 3.5, 3.6, and 3-7.
signal path is through two blocks consisting of an input inverter and the output NAND gate; the longest path is through two inverters and the output gate.

Many times, a 1 -of-10 decoder will be required to decode signals for driving a Nixie tube. Since Nixie tubes require about 170 to 180 volts for operation, the typical TTL IC cannot be directly connected but has to drive buffer transistors having adequate voltage ratings. In the type 7441 BCD-to-decimal decoder/driver shown in Fig. 3-9, the buffer transistors are built in, and the IC can drive a Nixie tube direct.

Fig. 3.9. Block symbol for a BCD decoder with direct-drive capability.


Several other decoding ICs have built-in buffer transistors for driving relatively heavy loads. Circuit type 5445/7445 has buffer output transistors rated at 30 volts, and circuit type $54145 / 74145$ has output transistors rated at 15 volts. The output transistors are open-collector type and can sink 80 mA . These devices can drive relays and low-voltage lamps, but not Nixie tubes. The truth table shown in Fig. 3-8A and the functional block diagram (Fig. 3-5) apply also to these two devices.

## SEVEN-SEGMENT DECODERS

Fig. 3-10 shows how an indicator tube consisting of seven individual straight-line elements can be used to form numerals from 0 through 9. To form a 7, for example, we light sections $\mathrm{a}, \mathrm{b}$, and c and leave the others dark.

When using 7 -segment tubes as display elements, special decoders are needed to interpret the input signals and to light up
the correct segments of the display tube. The problem is similar to choosing one input out of ten possible inputs, except that now multiple outputs are needed for each input code-from 2 outputs for numeral 1 to 7 outputs for numeral 8 .

Several types of ICs have been developed for decoding inputs and driving 7 -segment indicators. The basic decoding logic block diagram is shown in Fig. 3-11. The truth table is shown in Fig. 3-12. The control section of the circuit consists of the Blanking Input (BI). When $\mathrm{BI}=1$, Gate 1 is also a 1 . The


Fig. 3-10. Seven-segment indicator tube.
Nand gates driven by Gate 1 are responsive to inputs $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D , and act as the inverters did in previously discussed decoders. To obtain output numeral 1, we need to light segments b and c (Fig. 3-10). The truth table shows that the inputs must be $\mathrm{A}=1$ and $\mathrm{B}=\mathrm{C}=\mathrm{D}=0$.

Looking at the output section, note that each segment is controlled by an AND gate but operates with inverted inputs. Fig. 3-13 shows the logic symbol and truth table for a twoinput AND gate of this type; for a true output (1) from this gate, all inputs must be low (0).

For segment a, in Fig. 3-11, one input to the output gate is B and D ; this output is obtained from an AND gate, and since $\mathrm{B}=\mathrm{D}=0$, this signal is a 0 . The next input to the a-segment gate is $\overline{\mathrm{A}} \cdot \mathrm{C}$. Since $\mathrm{A}=1, \overline{\mathrm{~A}}=0$ and $\mathrm{C}=0$, this input to the output gate $=0$. The last input is $A \cdot \bar{B} \cdot \bar{C} \cdot \overline{\mathrm{D}}$. Since $\mathrm{A}=1$ and $\overline{\mathrm{B}}=\overline{\mathrm{C}}=\overline{\mathrm{D}}=1$, the output of the and gate is 1 and, thus, the third input to the a-segment output gate is high; the output signal is 0 . In this IC, a selected output must go high; thus, segment a is rejected.


Fig. 3-11. Block diagram for typical IC used to drive indicator tubes.
Similar analysis for segment b shows that the three inputs to its output gate are:

$$
\begin{aligned}
\mathrm{B} \cdot \mathrm{D} & =0 \cdot 0=0 \\
\mathrm{~A} \cdot \overline{\mathrm{~B}} \cdot \mathrm{C} & =0 \cdot 1 \cdot 0=0 \\
\overline{\mathrm{~A}} \cdot \mathrm{~B} \cdot \mathrm{C} & =0 \cdot 0 \cdot 0=0
\end{aligned}
$$

The b-segment gate is satisfied with three low inputs, and its output is high.

| $\begin{aligned} & \hline \text { DECIMAL } \\ & \text { OR } \\ & \text { EUNCTION } \end{aligned}$ | D | C | B | A | Bl | a | $b$ | C | $d$ | e | f | 9 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 0 |
| 2 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |
| 4 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| 5 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 6 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 |
| 8 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| 10 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 11 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| 13 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 1 |
| 14 | 1 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 15 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |
| BI | X | X | X | X | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Fig. 3-12. Truth table for Fig. 3-11.

For the c-segment gate, inputs are:

$$
\begin{gathered}
\mathrm{C} \cdot \mathrm{D}=0 \cdot 0=0 \\
\overline{\mathrm{~A}} \cdot \mathrm{~B} \cdot \overline{\mathrm{C}}=0 \cdot 0 \cdot 1=0
\end{gathered}
$$

Thus, the output is high.
For the d-segment gate, inputs are:

$$
\begin{aligned}
& \mathrm{A} \cdot \stackrel{\mathrm{~B}}{\mathrm{~B}} \cdot \overline{\mathrm{C}}=1 \cdot 1 \cdot 1=1 \\
& \overline{\mathrm{~A}} \cdot \overline{\mathrm{~B}} \cdot \mathrm{C}=0 \cdot 1 \cdot 0=0 \\
& \mathrm{~A} \cdot \mathrm{~B} \cdot \mathrm{C}=1 \cdot 0 \cdot 0=0
\end{aligned}
$$

Since the d-segment gate is not satisfied, its output is low.
Similar analysis for segments e, $f$, and $g$ will show them to be low for the input code being considered. As the inputs are changed, the segment gates go high or low in accordance with the truth table.

The outputs follow the input code without delay or clocking. When the blanking input goes low, it causes the gates it drives

(A) Logic symbol.

(B) Truth table.

Fig. 3-13. Two-input AND gate with inverted inputs.
to go low regardless of the input signals. This gives as inputs to the decoding logic the inverted input signals $\mathrm{A}, \mathrm{B}, \mathrm{C}$, and D , plus the internally generated signals $\mathrm{A}=\mathrm{B}=\mathrm{C}=\mathrm{D}=1$. Thus, for inputs to the a-segment gate (? = unknown), we have:

$$
\begin{aligned}
\mathrm{B} \cdot \mathrm{D} & =1 \cdot 1=1 \\
\overline{\mathrm{~A}} \cdot \mathrm{C} & =? \cdot 1=? \\
\mathrm{~A} \cdot \overline{\mathrm{~B}} \cdot \overline{\mathrm{C}} \cdot \overline{\mathrm{D}} & =1 \cdot ? \cdot ? \cdot ?=?
\end{aligned}
$$

Since the gate has at least one input $=1$, its output $=0$. Examination of the other output gates shows that all have at least one input high; thus, all outputs are low. Since the segments are energized only when $\mathrm{BI}=1$, this input can be used to turn the segments on and off on a regular basis. Leaving the indicators off part of the time saves operating power and gives control over the brightness of the resulting display. The on/off cycle should be short- 30 cycles per second or so-to prevent the display from flickering.

## LAMP TEST AND RIPPLE BLANKING

When circuits have a number of lamps that show output or internal conditions, the possibility always exists that one or more of the lights may become defective-burned out, loose in its socket, etc. A lamp-test provision allows an operator to close one push button or switch causing all lamps, or all lamp segments in a seven-segment display, to turn on, regardless of the state of its normal inputs. Any lamp or segment that fails to turn on, in this test, can be assumed to be defective and require maintenance.

Fig. 3-14 shows the basic 7 -segment decoding logic diagram of Fig. 3-11, but with several additions. First, all the outputs have inverters, which generally use relatively high-voltage ( 30 V or 15 V ) transistors to boost the power-handling capability of the IC. Signal inversion produces active low outputs instead of active high; thus, the output section of the truth table is the negative (reverse) of the previous circuit.

Three other inputs must be accounted for. These are (1) the "Blanking Input/Ripple-Blanking Output"; (2) "Lamp Test"; and (3) "Ripple-Blanking Input." The connection BI/RBO uses wired-or (or wired-AND) logic, which is discussed in Chapter 1.

Consider first the lamp-test input (LT). This signal passes through a negated input inverter which acts as a buffer amplifier. Thus, when $L T=1$, it does not affect Gates $1,2,3,4$, or 5 .

When LT $=0$, Gates 1,2 , and 3 are driven high. Also, the wired connection between Gates 4 and 5 requires that when LT $=0$, $\mathrm{BI} / \mathrm{RBO}$ must be open or high. With LT $=0$, Gate 5 is driven high, which drives Gate 4 high; with Gates 1, 2, and 3 also driven high by LT $=0$, and Gate 4 high, Gates 6,7 , and 8 are driven low. The logic diagram has been marked to show the state of Gates 1 through 10 when $\mathrm{LT}=0$. Further examination of the logic diagram shows that all the output inverters will have a 1 input except output $g$, which could be on or off depending on input D. Therefore, the LT signal is brought to the gsegment to insure complete testing.


Fig. 3-14. Block diagram of circuitry having provision to test for indicator lamp failure.

Next, consider the Ripple-Blanking Input. Ripple blanking is used to turn off indicators that are not required in a display. If you have a six-digit display running from 000000 to 999999 , but want to show only the number 387, you can show it as 000387 or you can blank out the three leading zeros. Blanking out the leading and trailing zeros makes the display easier to read.

When $\mathrm{RBI}=1$, Gate 5 will have a 0 input and will be high. With Gate 5 high, the decoding circuitry is free to follow inputs A, B, C, and D. All numerals will be decoded and displayed, including ZERO.

| DECIM OR EUNCI |  | R81 | 0 | C | $B$ | A | B1/RBO | a | $b$ | $C$ | $d$ | e | 1 | ) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 |  |
| 1 | 1 | X | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 |
| 2 | 1 | X | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 1 | 0 |
| 3 | 1 | $\times$ | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 4 | 1 | X | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 0 |
| 5 | 1 | X | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 0 | 0 |
| 6 | 1 | X | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 0 |
| 7 | 1 | X | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |
| 8 | 1 | X | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | - |
| 9 | 1 | $x$ | 1 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 |  |
| 10 | 1 | $x$ | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 |  |
| 11 | 1 | $x$ | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 1 | 0 |
| 12 | 1 | X | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | ) |  |
| 13 | 1 | $x$ | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | - |  |
| 14 | 1 | $x$ | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 |  |  |
| 15 | 1 | $x$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |  |  |
| BI | $x$ | $x$ | $x$ | $x$ | $x$ | $x$ | 0 | 1 | 1 | 1 | 1 |  |  | 1 |
| R Bl | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 |  |  | 1 |
| LT | 0 | $\times$ | X | X | $\times$ | $\times$ | 1 | 0 | 0 | 0 | 0 |  |  |  |

Fig. 3-15. Truth table for Fig. 3-14.
However, when RBI $=0$, the output of Gate 5 depends on inputs $\overline{\mathrm{A}}, \overline{\mathrm{B}}, \overline{\mathrm{C}}$, and $\overline{\mathrm{D}}$ (LT must be high for normal circuit operation). If inputs $\mathrm{A}=\mathrm{B}=\mathrm{C}=\mathrm{D}=0$, then $\overline{\mathrm{A}}=\overline{\mathrm{B}}=\overline{\mathrm{C}}=\overline{\mathrm{D}}=1$, and Gate 5 has all 1s for inputs. Gate 5 is satisfied and goes to 0 . With Gate $5=0$, all segments go high, which is the off condition. Thus, the numeral ZERO is not lighted-it is blanked out. All other numerals from 1 through 9 are displayed normally.

At the same time that ZERO is blanked, the input/output pin BI/RBO is driven to 0. Fig. 3-16 shows how this operating mode can be used for ZERO blanking in a six-numeral display. In this application, the decimal point location is fixed, and the

decoders on each side of it have their RBI terminals permanently connected to highs. These connections prevent these two digits from blanking out when they are asked to display a ZERO. This type operation helps prevent errors in placing the decimal point when reading the display.

The digits farthest removed from the decimal point have the RBI terminal grounded. This causes the logic to blank out ZEROs in these positions.

The digits in the intermediate positions must respond a little differently. If the Most Significant Digit (extreme left-hand digit) is not a ZERO, then the numeral for the next most significant digit must be lighted, even if it is a ZERO. Considering digit 6, we note from Fig. 3-16 that its RBI terminal is grounded (that is, $=0$ ). Thus, when $\mathrm{A}=\mathrm{B}=\mathrm{C}=\mathrm{D}=0$ for this digit, the ZERO is blanked and its Ripple Blanking Output is driven to 0 . Since this signal acts as the RBI for digit 5 , digit 5 will react similarly to digit 6 . If the $\mathrm{BI} / \mathrm{RBO}$ signal from digit 6 is 0 , digit 5 will also blank out a ZERO (when its input $\mathrm{A}=\mathrm{B}=$ $\mathrm{C}=\mathrm{D}=0$ ). If the BI/RBO signal from digit 6 is a 1 , digit 5 will display an output, even if it is a ZERO.

| TYPE | $\begin{array}{\|l} \hline \text { OUTPUT } \\ \text { IOGIC } \end{array}$ | $\begin{array}{\|c\|} \hline \text { LT } \\ \text { INPUT } \\ \hline \end{array}$ | BLANKING INPUT | $\begin{gathered} \text { RBI } \\ \text { INPUT } \end{gathered}$ | BI/RBO INPUT | OUT PUTS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $54 / 7446$ | $\begin{aligned} & \text { ACTIVE } \\ & \text { LOO } \end{aligned}$ | YES | NO | YES | YES | OPEN COLLECTOR INVERTER,WITHSTAND 30N, MAX REVERSE CURRENT . 25 mA |
| $54 / 7447$ | ACTIVE LOW | YES | NO | YES | YES | OPEN COLLECTOR INVERTER,WITHS TAND 15V, MAX REVERSE CURRENT . 25 mA |
| 547748 | ACTIVE <br> HIGH | YES | NO | YES | YES | PASSIVE PULL-UP |
| $54 / 7449$ | ACIIVE | NO | YES | NO | NO | OPEN COLLECTOR |

Fig. 3.17. Major characteristics for BCD-to-seven-segment decoder/driver.
Digit 1 acts similarly to digit 6; digit 2 acts similarly to digit 5. Digits 3 and 4 always present a display, even when the numeral is ZERO.

If the intensity of the display is to be controlled, the blanking input can be modulated with a multivibrator. Best results are obtained using a modulation source that allows the duty cycle to be varied.

Major characteristics of various BCD-to-seven-segment ICs are shown in Fig. 3-17.

## Multiplexers

Suppose a computer was being fed information (digital words) from a number of different sources. The sources might be manually operated teletypewriters, transducers that are monitoring a chemical process, an electronic counter measuring the frequency of an oscillator circuit, etc. The computer can deal with these various inputs one at a time only. Thus, there must ve a way to select each input and exclude all others. The process is called data selection and in manual systems would probably be performed by a selector switch. The data appears first from one source and then from another. Since the information is entering into the computer in a more or less continuous stream of data, the process is also called multiplexing. The opposite problem, that of sorting a stream of digital words and routing each to its correct destination, is called demultiplexing.

## DATA SELECTORS

Fig. 4-1 shows a 16 -channel data selector/multiplexer, type 54150/74150. Its circuit operation is similar to the previously discussed one-out-of-four decoder. To select the data appearing at input $\mathrm{E}_{0}$, for example, we address the circuit with the data select input, $\mathrm{A}=\mathrm{B}=\mathrm{C}=\mathrm{D}=0$. To allow the data to appear at output $W$, an enable signal also has to be provided at the input marked Strobe. The control circuit (Strobe) has an inverted-buffer input and a logical 0 is needed for enabling. With $\mathrm{S}=0$, and $\mathrm{A}=\mathrm{B}=\mathrm{C}=\mathrm{D}=0$, Gate 0 will follow $\mathrm{E}_{0}$; if $\mathrm{E}_{0}=1$, Gate $0=1$. Gate W has all inputs 0 except for the input
(A) Block ciagram.

| 5 | OAIA SELECT | W |
| :---: | :---: | :---: |
| 0 | $\mathrm{ASCO}_{n}$ | $\tau_{n}$ |
| 1 | U $\mathrm{CCOL}_{n}$ | 1 |

(B) Truth table.

Fig. 4-1. Sixteen-channel data selector/multiplexer.


Fig. 42. Using multiple devices to increase input capability.
from Gate 0 . Therefore, Gate W will follow Gate 0 , going to a 1 if Gate 0 is a 0 and going to 0 when it is 1 . Thus, Gate $W$ presents the negative of $\mathrm{E}_{0}$. Other outputs are selected similarly.

Circuit operation is summarized by the truth table, where $(\mathrm{ABCD})_{\mathrm{n}}$ is the address for any specific input $\mathrm{E}_{\mathrm{n}}$.

## MULTIPLE DATA INPUT

What if the signal appearing at $E$ is not just a single bit, but is a digital word consisting of 8,16 or more bits How is this handled? One can see that, as long as S is 0 , any data changes occurring at a selected input will be immediately transferred to the output. If the system is designed to function this way, no problem arises. In many cases, however, the Strobe signal will be a pulse train, with the enabling signals arriving in step (maybe slightly ahead or behind but always in the same relationship) with the data signals. In this case, the output $W$ would go to 1 whenever $S$ is 1 . If the system is designed this way, the Strobe signal will probably be used as an enabling signal in the circuit being fed by output W. Thus, the Strobe signal controls both the data selection and data input to the following section.

The circuit shown in Fig. 4-1 applies directly to circuit type $54150 / 74150$. Circuit type $54151 / 74151$ is similar but has only 8 inputs for data and 3 inputs for address; thus, it can only multiplex 8 sources. The type $54151 / 74151$ has an extra inverted output to give $\overline{\mathrm{W}}$; this output is labeled Y. Another 8 -input, 3 -address multiplexer, but without the Strobe circuit or the Y output, is circuit type 54152/74152.

## mULTIPLE LOAD INPUT

Sometimes it is necessary to multiplex more than 16 signals. This can be accomplished by using a tier or tree of devices as shown in Fig. 4-2, where 17 devices are used to select one input signal out of $\mathbf{2 5 6}$. Note that to address this circuit properly, an address word of 8 bits is needed; 4 bits are used to address device 17, and the other 4 bits are used to address devices 1 through 16.

## CHAPTER 5

## Shift Registers

A shift register consists of a number of flip-flops connected together in such a way that the circuit can store a digital word for a time, and then can transfer it to another circuit on demand.

## EIGHT-BIT SHIFT REGISTER

Fig. 5-1 shows an 8-bit shift register that uses Set-Reset master-slave flip-flops. It accepts serial data and is driven by the clock pulse. The register shown is circuit type 5491/ 7491.

When inputs $A=B=1$, Gate $1=0$ and Gate $2=1$. These conditions put a 0 on the Reset ( R ) input and a 1 on the Set (S) input to flip-flop 1 . When CP goes high, it puts a 0 on the CP inputs of the flip-flops. Since $S=1$, this causes flip-flop 1 to go to the $Q=1$ state. At the same time, the $R$ and $S$ inputs to the flip-flop are disabled. When the clock goes low, the CP input to the flip-flop goes high. This locks the flip-flop in the $\mathrm{Q}=1$ state and frees the $S$ and $R$ inputs to go to the next condition called for by inputs A and B.

Assume inputs A and B stay high. As a result of the first clock pulse, flip-flop 2 has its $S$ input $=1$ and its $R$ input $=0$. On the next clock pulse, therefore, flip-flop 2 will be driven to the $\mathrm{Q}=1$ position. At the same time, flip-flop 1 will remain in the $Q=1$ state.

Before the next clock pulse arrives, let A or B (or both) go to 0 . This sets the $R$ input of flip-flop 1 to a 1 and the $S$ input

(B) Truth table.

$i_{n}$ - BIIT TMM EFORE CP. In+8-BIIT TIME AFTER - Clock puses

Fig. 5-1. Eight-bit shift register.
to a 0 . Flip-flop 2 has $Q=1$, which puts a 1 on the $S$ input of flip-flop 3. The next clock pulse will, therefore, drive flip-flop 3 to the $\mathrm{Q}=1$ state; flip-flop 2 will stay in the $\mathrm{Q}=1$ state; and flip-flop 1 will be driven to the $\mathrm{Q}=0$ state.

If $A$ and $B$ are both set to 1 again, the next clock pulse will drive output Q of flip-flop 1 to 1, flip-flop 2 to 0 , flip-flop 3 to 1 , and flip-flop 4 to 1 . After the eighth clock pulse, the first bit of data that entered the register will appear at the output of the eighth flip-flop. The process is summarized in the truth table, where $t_{n+8}$ means the time slot after the eighth clock pulse. If we want to put in a specific 8 -bit word, we need only change the input bit as required before each clock pulse.

To extract a word stored in the register, 8 clock pulses must be applied; the word will appear at the output in serial form. At the same time one word is being extracted, a different word can be loaded in. Alternatively, the register can be set to all 0 s by setting $\mathrm{B}=0$ and clocking 8 times (or set to all 1 s by setting $\mathrm{A}=\mathrm{B}=1$ and clocking 8 times). One input, for example B , can be used as a control. Whenever $\mathrm{B}=1$, the circuit will follow $A$, entering a 0 if $A=0$ and entering a 1 if $A=1$.

Suppose you are working with a 16 -bit word instead of an 8 -bit word and need a serial-in/serial-out shift register. Fig. 5 -2 shows how the type 5491/7491 can be operated in tandem


Fig. 5-2. Using two ICs in tandem operation.
to handle a 16-bit word. Longer word lengths can be handled by adding more units, connecting output $\mathbf{Q}$ to the next $\mathbf{A}$ input, and paralleling input $B$ and the CP.

## SERIAL-PARALLEL SHIFT REGISTER

Data can exist in both serial and parallel format, and changes from one form to the other are necessary. The shift register shown in Fig. 5-3 uses 5 master-slave type flip-flops and can convert data from serial operation to parallel operation and vice versa.

Master-slave flip-flops give top priority to their Clear and/or Preset inputs. In the circuits used in the 5496/7496 IC, the Clear input has priority over the serial input $\left(\mathrm{D}_{\mathrm{s}}\right)$, but not over Preset. When Clear is set to 0 , all the outputs ( $Q_{A}$ through $\mathrm{Q}_{\mathrm{E}}$ ) are driven to 0 . When Preset is set to 1 , the NAND gate associated with each flip-flop is free to follow its other input $\left(P_{A}\right.$ through $\left.P_{E}\right)$. Thus, if Preset Enable $=P_{A}=1$, the output of Gate $1=0$ and causes flip-flop $A$ and output $Q_{A}$ to go to 1 . If input $P_{\Delta}=0$, however, Gate $1=1$ and output $Q_{A}$ is not affected. The other parallel inputs act in the same manner as input $P_{\Delta}$.

For serial-in/serial-out operation, Preset Enable is set to 0 and Clear to 1. The circuit then operates like the previously considered register, type $5491 / 7491$. The only difference between the two is that the data does not enter via a 2 -input NAND gate but via a 1 -input inverter. The data is transferred on the leading edge of a positive-going clock pulse. This means that the input data must be present at $\mathrm{D}_{8}$ (Fig. 5-3) before the circuit is pulsed, or else the data will not be entered in flip-flop A. Flip-flop B, however, is fed by flip-flop A, and thus data is always present at its input. Similarly, data is present at the input of flip-flops $\mathrm{C}, \mathrm{D}$, and E .

Since the outputs of the internal flip-flops are brought outside the package, the data entering serially at $D_{s}$ is available in parallel form at outputs $Q_{\Delta}$ through $Q_{E}$. Thus, by using these outputs, the device will work as a serial-to-parallel converter. Note, however, that when a word is entered serially, the first bit to enter appears first at $Q_{A}$, then at $Q_{B}$, and finally at $Q_{E}$ after the fifth clock pulse. In other words, the serial-to-parallel conversion is not complete until after the fifth clock pulse (parallel outputs prior to the fifth pulse will not be correct conversions). If the parallel outputs are being used to drive indicator circuits, the intermediate words may be acceptable. But if the parallel outputs are being fed to computing circuits, some

form of output blanking or other control scheme may be necessary.

For parallel-to-serial conversion, data is applied to the $P$ inputs. For example, when Preset Enable goes to 1, and $P_{A}=1$, Gate 1 goes low. This is the activating signal for flip-flop A, and $Q_{A}$ goes high. However, as mentioned above, if $P_{A}=0$ when $\mathrm{PE}=1$, Gate 1 remains at 1 and the flip-flop is not affected; the output could be 1 or 0 . To set in a parallel word consisting of both 1 s and 0 s , set Clear to 0 and PE to 1 . Since PE has priority over Clear, all parallel inputs that are 1 will set their corresponding flip-flops to 1 , while the Clear $=0$ input will drive all the others to 0 . To prevent driving all the flip-flops to 0 , the Clear $=0$ signal must be removed prior to or simultaneously with $\mathrm{PE}=1$. The word is then taken out serially by applying 1 s or 0 s to $\mathrm{D}_{\mathrm{s}}$ and clocking the register. Note that the register can be set to all 0 s , by keeping $\mathrm{D}_{\mathrm{s}}=0$, while a word is being clocked out.


Fig. 5-4. Shift registers connected for tandem operation.
Registers can be combined to handle words longer than 5bits, as shown in Fig. 5-4.

## LEFT-SHIFT AND RIGHT-SHIFT REGISTERS

For shift registers discussed thus far, data has been entered at the left side-that is, at the left side of the schematic or drawing-and has then been shifted to the right (or, entered at the top and removed from the bottom). In any case, the data could not be moved forward and then backward, like maneuvering soldiers in ranks or boxcars on a railroad track. In some logical operations, a reverse or left-shift maneuver is needed.


The shift register in Fig. 5-5A (type 5495A/7495A) can handle data in a serial or parallel form and can shift it left or right as required. The circuit is similar to previous registers but also has a Mode Control network that determines operation. Let the Mode Control input (M) be 0 (Fig. 5-5B). This causes all the AND gates marked 2 to have one input 0 and the gates are closed or inhibited-parallel inputs $\mathrm{P}_{\mathrm{A}}$ through $\mathrm{P}_{\mathrm{I}}$, cannot get into the register.


Fig. 5-6. Operational method of Fig. 5-5.
The gates marked 1, however, all have a 1 input from the Mode Control circuit, so they are not inhibited. Data applied at the Serial input terminal will be fed into the register with each clock pulse. If the data at $D_{s}$ is a 1 , then Gate $1=1$, Gate $A=0$, and the inputs of the $A$ flip-flop are $S=1, R=0$; if $D_{s}=0, S=0$ and $R=1$. The data enters the register when the circuit is clocked by $\mathrm{CP}_{1}$. The flip-flops are the same masterslave Set-Reset type used in the registers discussed previously. Data is entered on the negative edge of the clock pulse. Since the clock input circuit does not provide inversion, a negativegoing clock signal is required. If a positive clock pulse is used,


Fig. 5-7. Registers connected to provide expanded output.
the data will be entered on the trailing edge of the pulse. Since the data in each flip-flop is available at output pins, the circuit functions as a right-shift register and/or as a serial-to-parallel converter (Fig. 5-6A).

When the Mode Control is 1 (Fig. 5-5B), the " 1 " gates are inhibited and the " 2 " gates are enabled. Data applied at the serial input is blocked, but data applied at the parallel inputs ( $\mathrm{P}_{\mathrm{A}}$ through $\mathrm{P}_{\mathrm{D}}$ ) will enter the register whenever Clock 2 goes low. If data is taken out at outputs $Q_{A}$ through $Q_{D}$, the register acts as a temporary store or memory. To obtain left-shift operation, serial data is fed into $P_{D}(M=1)$. Output $Q_{D}$ is then applied to input $P_{C}$; output $Q_{C}$ is applied to input $P_{B}$; output $Q_{B}$ is applied to input $P_{A}$; and the output from $Q_{A}$ is left-shifted data (Fig. 5-6B).

If left-shift and right-shift are to be obtained from the same clocking source, then clock inputs 1 and 2 can be tied together without affecting circuit operation.

Data has to be shifted left or right only as many places as required. This characteristic is useful in mathematical operations. Words longer than 5 -bits can be handled as indicated in Fig. 5-7.

## CHAPTER 6

## Counters

Counters use flip-flops and gates to provide various functions such as binary counting, decimal counting, counting up, counting down, and generating a pulse when a preset count is reached. Counting is analogous to frequency division, since an output is generated only after a certain number of pulses have been fed into the counter. Thus, you may get one pulse out for every two pulses in, or one pulse out for every ten pulses in, etc. A binary counter, for example, is essentially a divide-by-2 circuit that generates a true output for every second pulse in.

## FOUR-BIT BINARY COUNTERS

Fig. 6-1 is the circuit for a 4-bit binary counter (type $5493 / 7493$ ) that can be used to count up to 16 or to provide simultaneous frequency division by $2,4,8$, and 16. The flip-flops are master-slave type; the J and K inputs are open (which is the equivalent to having 1 s as inputs); and the flipflops will toggle on the negative edge of the clock pulse.

Consider first the reset function. When both $R_{0}$ inputs 1 and $2=1$, the output of the reset gate is 0 , and all flip-flops are driven to 0 -that is, outputs $Q_{\Delta}$ through $Q_{D}=0$. In normal counting, one or both reset inputs will be a 0 , giving a 1 out of the reset gate and thus allowing the flip-flops to follow the clock pulses.

Except for the reset function, the IC consists of two completely independent circuits. Flip-flop A has its own input and


Fig. 6-1. Block diagram for a 4-bil binary counter.
output, while flip-flops B, C, and D work from one input and their outputs are interconnected.

Flip-flop A provides a divide-by-2 function. (It counts up to 2 since its output is one pulse out for every two pulses in.) Fig. 6-2 shows a master-slave, negative-edge-triggered flip-flop, such as circuit type 7473, set up to act as a divide-by-2 counter. When the Reset button is pressed, Q goes to 0 regardless of its previous state. When the Count button is pressed, the circuit will respond as shown in the truth table. If the Count button is not operated, the flip-flop obviously stays in the reset state (or count 0 ). On the first negative-going clock signal, Q goes to 1 and remains there when the clock returns to 1 . The next negative-going count signal sets $Q$ back to 0 . Successive counts repeat the sequence.

If the number of pulses (1s) coming out of $Q$ is compared with the number of pulses put in at the clock input, we see there are only half as many. Thus, the input frequency has been divided by 2. If a $60-\mathrm{Hz}$ pulse train is applied to the clock input, a $30-\mathrm{Hz}$ train comes out of Q .

Flip-flop A of the counter (Fig. 6-1) operates as described above. Flip-flops B, C, and D are similar to flip-flop A but are interconnected. If a pulse train is applied to CP of flip-flop B, the same divide-by-2 output will be present at $Q_{B}$ as was present at $Q_{s}$. The output of flip-flop $B$ is the clock input to flip-flop C. Thus, flip-flop C will toggle when $\mathrm{Q}_{\mathrm{B}}$ goes to 0 , as shown by the waveforms in Fig. 6-3. From flip-flop C, there are half as

(A) Block diagram.

(B) Truth table.

(C) Input/output waveforms.

Fig. 6-2. Flip-flop used as a divide-by-2 counter.
many pulses as at $\mathrm{Q}_{\mathrm{B}}$. Output $\mathrm{Q}_{\mathrm{C}}$, in turn, acts as the clock input to flip-flop D, and the output from flip-flop D is half as many pulses as from flip-flop C. So, 60 Hz applied at the CP of flip-flop B gives a $30-\mathrm{Hz}$ output at $\mathrm{Q}_{\mathrm{B}}, 15 \mathrm{~Hz}$ at $\mathrm{Q}_{\mathrm{C}}$, and 7.5 Hz at output $Q_{D}$. The circuit starts at 000 and returns to 000 at the eighth pulse.


Fig. 6-3. Waveforms for Fig. 6-1.

Fig. 6-4. Eight-count truth table for Fig. 6-1.

|  | OUTPUT |  |  |
| :---: | :---: | :---: | :---: |
| COUNT | 0 | C | B |
| RESET 00$)$ | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 |
| 2 | 0 | 1 | 0 |
| 3 | 0 | 1 | 1 |
| 4 | 1 | 0 | 0 |
| 5 | 1 | 0 | 1 |
| 6 | 1 | 1 | 0 |
| 7 | 1 | 1 | 1 |
| 8 | 0 | 0 | 0 |

As pulses are applied at the CP of flip-flop B, we see that outputs $\mathrm{Q}_{\mathrm{B}}, \mathrm{Q}_{\mathrm{C}}$, and $\mathrm{Q}_{\mathrm{D}}$ are storing, remembering, or counting the number of input pulses. This is shown by the truth table in Fig. 6-4. The circuit can count from 0 to 7 , where the binary number 000 is the first condition and the binary number 111 (which is equal to decimal 7) is the eighth condition. On the next input, the 3 -bit counter overflows and the count starts over.

To count higher than 7, flip-flop A can be used in tandem with flip-flops $B, C$, and $D$. Output $Q_{A}$ is connected to input $\overline{\mathrm{CP}_{\mathrm{B}}}$, and the signals to be counted are applied at input $\overline{\mathrm{CP}_{\mathbf{A}}}$. Conversely, the inputs can be applied to $\overline{C P}_{B}$ and, output $\mathrm{Q}_{\mathrm{D}}$ can be used as the input to $\mathrm{CP}_{\mathrm{A}}$; then output $\mathrm{Q}_{\mathrm{A}}$ becomes the output of the counter. Four stages of binary counting will identify 16 numbers ( 0 through 15) as shown in Fig. 6-5. Overflow occurs on the sixteenth count.

Binary counters can be connected in tandem to count as high as desired. Each flip-flop added to the chain doubles the capacity of the counter. It is possible to count to 32 ( 0 through 31) with 5 flip-flops; to 64 with 6 flip-flops; etc.

## DIVIDE-BY-TWELVE COUNTERS

The binary counter considered previously provides divide-by- 2 , by-4, by-8, etc., which are all powers of 2 . In many cir-

Fig. 6-5. Sixteen-count truth table for Fig. 6-1.

| COUNT | D | C | $B$ | $A$ |
| :---: | :--- | :--- | :--- | :--- |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |


| COUNT | D | C | B | A |
| :---: | :---: | :---: | :---: | :---: |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |
| 10 | 1 | 0 | 1 | 0 |
| 11 | 1 | 0 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 |
| 13 | 1 | 1 | 0 | 1 |
| 14 | 1 | 1 | 1 | 0 |
| 15 | 1 | 1 | 1 | 1 |
| 16 | 0 | 0 | 0 | 0 |

cuits, however, division by other numbers is necessary. For these cases, binary counters with special internal interconnections and external gating can provide division by any number.

Divide-by-12 (divide-by-2 and divide-by-six) ability is provided by a circuit type 5492/7492 IC, shown in Fig. 6-6. The only differences between this circuit and the previously considered counter are a few changes in the internal connections and the routing of the clock pulse. Reset is obtained as in the previous counter.

Flip-flop A provides divide-by-2 operation, while flip-flops B, C, and D provide divide-by-6. For divide-by-12, the two

(A) Block diagram.

| COUNT | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | $D$ | $C$ | $B$ | $A$ |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 1 | 0 | 0 | 0 |
| 7 | 1 | 0 | 0 | 1 |
| 8 | 1 | 0 | 1 | 0 |
| 9 | 1 | 0 | 1 | 1 |
| 10 | 1 | 1 | 0 | 0 |
| 11 | 1 | 1 | 0 | 1 |

(B) Truth table.

Fig. 6-6. Divide-by-twelve counter.
sections work in tandem, in either sequence, A before or after $\mathrm{B}, \mathrm{C}$, and D .

Fig. 6-7 indicates how flip-flops B, C, and D provide the divide-by- 6 function. The reset function sets all the outputs to 0 (line 1). After reset and prior to the first clock pulse, the clock input can be thought of as being high (although the clock may actually be high for only a short period before the negative transition). Thus, immediately after reset, the circuit is in the state shown by line 2 .

Fig. 6-7. Analysis table for Fig. 6.6.


At line 3, the clock input $\mathrm{CP}_{\mathrm{BC}}$ in Fig. 6-6 goes high, which gives the same conditions as line 2. Line 4 shows the state of the circuit after the negative transition of the first pulse. Output $Q_{B}$ has been driven to 1 (because its $J$ and $K$ inputs are both 1, causing the circuit to toggle). Input J to flip-flop C is also a 1 ; thus, flip-flop C is set up for a toggle. Flip-flop D has not been affected.

The next pulse sets up both B and C flip-flops and the state of the circuit after the negative transition is shown by line 6 . Output $Q_{B}$ goes to $0, Q_{c}$ goes to 1 , and $Q_{D}$ stays 0 . At the same time, inputs J to flip-flops B and C go to 0 , and the clock signal to flip-flop D goes high.

Pulse 3 goes high, setting up the circuit per line 7. When pulse 3 goes to 0 (line 8 ), $Q_{B}$ goes to 0 because its J input was 0 and $Q_{C}$ also goes to 0 because its J input was 0 . When output $\mathrm{Q}_{\mathrm{C}}$ goes to 0 , it looks like a negative-going clock signal to flipflop D, operating in the toggle mode, and flip-flop D, therefore, goes to 1 .

Pulse 4 (line 10) sets outputs to: $Q_{B}=1, Q_{C}=0$, and $Q_{D}=1$. Pulse 5 is shown by line 12 and pulse 6 is given on line 14.
(Note that line 14 is the same as line 1 , and line 15 is the same as line 2.) Thus, the circuit will repeat the above sequence as long as pulses are fed into it.

The circuit does not count up to binary 6 but counts in binary $\left(\mathrm{Q}_{\mathrm{D}} \mathrm{Q}_{\mathrm{C}} \mathrm{Q}_{\mathrm{B}}\right)$ as follows: $0(000), 1(001), 2(010), 4(100), 5$ (101), and 6 (110) -binary 3 is missing. Nevertheless, six pulses are required to get one complete pulse at output $\mathrm{Q}_{\mathrm{D}}$; thus, the circuit divides by 6 .

When flip-flop $A$ is used as the input circuit and output $\mathbf{Q}_{\mathbf{A}}$ is used as the clock pulse for the divide-by- 6 circuit, divide-by12 operation is obtained. The circuit does not count from 0 to 11 in binary (binary 6 and 7 are missing) but produces the truth table shown in Fig. 6-6B. The outputs are true for time periods immediately following negative-going transitions of the clock.

## DECADE COUNTER

A decade counter needs 10 different output codes to represent numerals 0 through 9. Circuit type 7490, Fig. 6-8, consists of a binary counting stage (flip-flop A) and a quinary stage (flip-flops B, C, and D). The circuit is similar to the divide-bysix circuit, except that one and gate has been added and the internal connections are different.

Consider the reset function first. All outputs are set to 0 by putting 1s on the "Reset to 0 " gate. The circuit can also be set


Fig. 6.8. Block diagram for a decade counter.
to BCD 9 by putting 1s on the "Reset to 9 " gate. Note from the Reset truth table (Fig. 6-9B) that Reset-to-9 will take precedence over Reset-to-0. That is, if all four reset inputs are 1, the output will go to BCD 9.
BCD COUNT SEQUENCE

| COUNT | OUTPUT |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | 0 | $C$ | $B$ | $A$ |
| 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 1 |
| 2 | 0 | 0 | 1 | 0 |
| 3 | 0 | 0 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 |
| 5 | 0 | 1 | 0 | 1 |
| 6 | 0 | 1 | 1 | 0 |
| 7 | 0 | 1 | 1 | 1 |
| 8 | 1 | 0 | 0 | 0 |
| 9 | 1 | 0 | 0 | 1 |

(A) BCD-counter mode.

| RESET/COUNT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| RESET INPUTS |  |  |  | OUTPUT |
| RO(1) | R O12) | R9(1) | R9(2) | D C B A |
| 1 | 1 | 0 | $\times$ | 0 0 000 |
| 1 | 1 | X | 0 | 0000 |
| X | X | 1 | 1 | 1001 |
| X | 0 | X | 0 | COUNT |
| 0 | $x$ | 0 | X | COUNT |
| 0 | $x$ | X | 0 | COUNT |
| X | 0 | 0 | X | COUNT |

X-EITHER 1 OR 0 MAY BE PRESENT.
(B) Divide-by-ten-counter mode.

Fig. 6-9. Truth tables for Fig. 6-8.
Operation of the divide-by-five (or count to five) circuit is detailed in the analysis table, Fig. 6-10. Line 1 shows the status of the circuit after being reset to 0 . Line 2 shows the circuit after reset and prior to any negative-going transition of the clock pulse. Line 3 shows the clock going high and line 4 is the status of the circuit after the first pulse goes to 0 . When $\mathrm{CP}_{\mathrm{B}-\mathrm{D}}$ goes to 0 , flip-flop $B$, with input $J=1$, is in the toggle mode and goes high $\left(\mathrm{Q}_{\mathrm{B}}=1\right)$. Flip-flop C is in the toggle mode and toggles every time flip-flop B goes to 0. Flip-flop D is controlled by gate $S$ and will go to 1 (on a negative-clock transition) whenever $S=1$. This transition occurs on line 10 as the fourth

| $\begin{array}{\|l\|} \hline \text { 岂 } \\ \hline \end{array}$ | $\begin{gathered} 0 \\ 10 \\ 10 \\ \hline 1 \end{gathered}$ | COUNT | $F / F B \mid F / F C$$C P J Q_{B} C P Q_{C}$ |  | F/F D |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  | CP S1 | S2 | 5 |  |  | 10 |
| 1 | X | RESET TO 0 | $\times 10$ | 00 | $\times 0$ | 0 | 0 | 0 | 0 | 1 |
| 2 |  | AFTER RESET | 10 | 00 | 0 | 0 | 0 | 0 | 0 | 1 |
| 3 | 1 | 1 | 110 | 00 | 10 | 0 | 0 | 0 | 0 | 1 |
| 4 | 0 | AFIER 1 | $\begin{array}{llll}0 & 1 & 1\end{array}$ | 10 | 0 | 1 | 0 | 0 | 0 | 1 |
| 5 | 1 | 2 | $1 \begin{array}{lll}1 & 1 & 1\end{array}$ | 10 | 10 | 1 | 0 | 0 | 0 | 1 |
| 6 | 0 | AFTER 2 | $\begin{array}{llll}0 & 1 & 0\end{array}$ | 01 | 01 | 0 | 0 | 0 | 0 | 1 |
| 7 | 1 | 3 | 1110 | 01 | 01 | 0 | 0 | 0 | 0 | 1 |
| 8 | 0 | AFIER 3 | $\begin{array}{llll}0 & 1 & 1\end{array}$ | 11 | 0 | 1 | 1 | 0 | 0 | 1 |
| 9 | 1 | 4 | 111 | 11 | 11 | 1 | 1 | 0 | 0 | 1 |
| 10 | 0 | AFTER 4 | 0000 | 00 | 00 | 0 | 0 | 1 | 1 | 0 |
| 11 | 1 | 5 | 100 | 00 | 10 | 0 | 0 | 1 | 1 | 0 |
| 12 | 0 | AFTER 5 | $\begin{array}{llll}0 & 1 & 0\end{array}$ | 00 | 00 | 0 | 0 | 0 | 0 | 1 |
| 13 | 1 | 6 | 110 | 00 | 10 | 0 | 0 | 0 | 0 | 1 |
| 14 | 0 | AFTER 6 | 0111 | 10 | 00 | 1 | 0 | 0 | 0 | 1 |

Fig. 6-10. Analysis table for divide-by-five decade counter.
count goes low. This, in turn, puts a 0 on input J of flip-flop B and inhibits B from toggling on the next pulse.

Output waveforms $Q_{B}, Q_{C}$, and $Q_{D}$ are shown in Fig. 6-11. The waveform for flip-flop $A$ is not shown, but $A$ is in the toggle mode and $Q_{\Delta}$ will be a square wave if its input clock is a constant-frequency pulse train.

The circuit can operate in two ways. If output $Q_{A}$ is connected to input $\overline{\mathrm{CP}}_{\mathrm{B} \cdot \mathrm{D}}$ and the incoming count is applied to input A, the circuit will count from 0 to 9 and give a BCD output as shown in the BCD truth table (Fig. 6-9A).


Fig. 6-11. Waveforms for Fig. 6-8.

For frequency division, a square-wave output (a wave with $50 \%$ duty cycle or high half the time and low half the time) is usually desired. In this case, the input frequency to be divided is applied at input $\overline{\mathrm{CP}} \mathrm{B} \cdot \mathrm{D}$, and output $\mathrm{Q}_{\mathrm{D}}$ is used to drive input $\overline{C P}_{\mathbf{A}}$. Output $\mathrm{Q}_{\mathbf{A}}$ is then a square wave at 0.1 the frequency of the input.

## UP/DOWN BINARY COUNTER

Counting up from 0 is similar to addition, adding 1 for each input pulse. Counting down is equivalent to subtracting one count for each pulse. The synchronous 4 -bit binary counter shown in Fig. 6-12 is circuit type 54193/74193. It will count up or down, depending on whether the count pulse is applied to a count-up circuit or a count-down circuit. It can be set to 0000 using the Master Reset (MR) input and can be preset to any number from 0000 to 1111 by use of the Parallel Load ( $\overline{\mathrm{PL}}$ ) input.

Consider first the reset function. When MR goes high, it puts 0s on the four NOR gates (which have active low inputs), and these in turn go high (to 1), which drives the four flip-flops to the $\mathrm{Q}=0$ state. The 0 input (from $\mathrm{MR}=1$ ) also acts to inhibit the AND gates of the parallel load circuit and prevents in-


Fig. 6-12. Up/down binary counter.
correct reset. Thus, for flip-flop A, Gate 2 is a 1 ; Gate 3 can be a 0 or a 1 without affecting reset. MR overrides the other functions, as indicated in Fig. 6-13.

The Preset function operates similarly to the MR function. With $\mathrm{MR}=0$ and $\overline{\mathrm{PL}}=0$, Gate 2 has two 1 s and $\mathrm{P}_{\mathrm{A}}$ as the inputs. If $P_{A}=1$, Gate 2 is satisfied and goes to $0 ; Q_{A}$ goes to 1 . If $P_{d}=0$, Gate 2 will be a 1 ; Gate 3 then has two 1 inputs and goes to 0 . This drives Gate 1 to 0 , and output $Q_{A}$ goes to 0 . The circuitry for flip-flops $B, C$, and $D$ operates the same as flipflop A . The counter is quiescent when $\mathrm{MR}=0$ and $\overline{\mathrm{PL}}=\mathrm{CP}_{\mathrm{U}}=$ $C P_{D}=1$.

| $M R$ | $\overline{P L}$ | $C P_{U}$ | $C P_{D}$ | MODE |
| :---: | :---: | :---: | :---: | :--- |
| 1 | $X$ | $X$ | $X$ | RESET TO OO00 |
| 0 | 0 | $X$ | $X$ | PRESET TO $P_{A} \cdot P_{B} . P_{C}, P_{D}$ |
| 0 | 1 | 1 | 1 | QUIESCENT |
| 0 | 1 | $C P$ | 1 | COUNT UP |
| 0 | 1 | 1 | CP | COUNT DOWN |

Fig. 6-13. Mode selection table for Fig. 6-12.
$X$ - OON'T CARE CONDITION
CP= CLOCK PULSE
Circuit operation in the Count-Up mode is fairly complicated and is shown by the waveforms in Fig. 6-14. The starting condition for counting up is just after reset to 0000 . The Down-Count input is held at 1 , which makes Gate $\mathrm{D}=0$, setting Gates 7,10 , and 13 to 0 . Gate 4 is also a 0 , which frees Gate 6 to follow Gate 5.

The Up-Count sequence is a series of positive-going pulses. Assume input $\mathrm{CP}_{0}$ is 0 immediately after reset. This drives Gate U to 1, which sets Gate 5 to a 1 and, in turn, Gate 6 to a 0 . Flip-flop A will now toggle when Gate 6 makes a transition from 0 to 1 .

As count pulses enter the $\mathrm{CP}_{\mathrm{v}}$ input, operation of the counter is shown by the waveforms in Fig. 6-14. (To emphasize the operating sequence, the waveforms are shown with exaggerated rising and falling edges. The gate being driven does not begin to respond until the driving gate has completed its excursion.) The sequence is as follows:

1. Input $\mathrm{CP}_{\mathbf{V}}$ goes to 1.
2. Gate $U$ goes to 0.
3. Gate 5 goes to 0 .
4. Gate 6 goes to 1 .
5. Flip-flop A toggles and $Q_{A}$ goes to 1.

Nothing further will happen until the clock goes to 0 .


Fig. 6-14. Waveforms showing operational sequence of gates in Fig. 6-12.
6. The clock goes to 0 .
7. Gate U goes to 1 .
8. The next two events happen simultaneously:
A. Gate 5 goes to 1.
B. Gate 8 goes to 1 .
9. Simultaneously :
A. Gate 6 goes to 0 .
B. Gate 9 goes to 0 .

Nothing further will happen until the clock goes high.
10. $\mathrm{CP}_{\mathrm{C}}$ again goes to 1 .
11. Gate U goes to 0 .
12. Gate 5 goes to 0.
13. Gate 6 goes to 1.
14. Output $Q_{A}$ goes to 0 .

15．Gate 8 goes to 0 ．
16．Gate 9 goes to 1 ．
17．Flip－flop B toggles and output $\mathrm{Q}_{\mathrm{B}}$ goes to 1 ．
Nothing further happens until the clock goes to 0 ．
18． $\mathrm{CP}_{\mathrm{t}}$ goes to 0.
19．Gate U goes to 1.
20．Gate 5 goes to 1 ．
21．Gate 6 goes to 0 ．
Nothing further happens until the clock goes high．
The analysis can be continued in this manner and，the wave－ forms will show that the circuit operates per the truth table for counting up（Fig．6－15）．

| COUNT <br> PULSE | OUT PUTAFTERCOUNT PULS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | C | B | A |  |  |
| 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| 1 | 0 | 0 | 0 | 1 | 1 | 1 |
| 2 | 0 | 0 | 1 | 0 | 1 | 1 |
| 31 | 0 | 0 | 1 | 1 | 1 | 1 |
| 4 | 0 | 1 | 0 | 0 | 1 | 1 |
| （0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 6 岂 岂 | 0 | 1 | 1 | 0 | 1 | 1 |
| 7 号 | 0 | 1 | 1 | 1 | 1 | 1 |
| 8 2 | 1 | 0 | 0 | 0 | 1 | 1 |
| 95 ¢ | 1 | 0 | 0 | 1 | 1 | 1 |
| 10 万 | 1 | 0 | 1 | 0 | 1 | 1 |
| $1 i \quad$ ¢ | 1 | 0 | 1 | 1 | 1 | 1 |
| 12 | 1 | 1 | 0 | 0 | 1 | 1 |
| 13 － | 1 | 1 | 0 | 1 | 1 | 1 |
| 14 | 1 | 1 | 1 | 0 | 1 | 1 |
| 15 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 1 | 0 | 0 | 0 | 1 | 0 |

Fig．6－15．Truth table for Fig．6－12．

From Fig．6－13，we see that，for Count－Down operation， $\mathrm{CP}_{\mathrm{C}}$ is always 1 ，Gate $U=0$ and Gates $5,8,11$ ，and 14 are always 0 ． Therefore，Gates 9,12 ，and 15 will act as inverters and will follow，respectively，Gates 7,10 ，and 13 ．When input $\mathrm{CP}_{\mathrm{D}}$ goes to 0 after reset，Gate D goes to 1 ．Gate 4 goes to 1 ，driving Gate 6 to a 0 ，which prepares flip－flop A to toggle（when Gate 6 goes from 0 to 1 ）．

Gate 7 has two inputs of $1(\mathrm{Q}=1$ and $\mathrm{D}=1)$ ，so Gate 9 is driven to 0 ；thus flip－flop B is prepared to toggle when Gate 9 goes from a 0 to a 1 ．Flip－flops C and D are similarly prepared．

When input $\mathrm{CP}_{\mathrm{D}}$ goes to 1 ，Gate D goes to 0 ，making Gate 4 go to 0 ，and causing Gate 6 to go to 1 ；flip－flop A toggles．At



Fig. 6-17. Truth table for Fig. 6-16.
the same time, Gate 7 goes to 0 , causing Gate 9 to go to a 1 , and flip-flop B toggles. Similar action takes place at flip-flops C and D.

When input $\mathrm{CP}_{\mathrm{D}}$ again goes to 0 , Gate D goes to 1 . Gate 4 goes to a 1, again driving Gate 6 to a 0 . When $\mathrm{CP}_{\mathrm{D}}$ goes to 1 , flip-flop A toggles, but Gates 7,10, and 13 inhibit flip-flops B, C, and D, respectively. As a result, the circuit follows the CountDown sequence shown in the truth table in Fig. 6-15.

The Carry Output goes to 0 when the counter is full and the next count-up pulse occurs. Similarly, the Borrow Output goes


COUNT UP $\qquad$ COUNT DOWN

Fig. 6-18. State diagram of count sequence for Fig. 6-16.
to 0 when the counter is empty and the next down-count pulse occurs.

## UP/DOWN DECADE COUNTER

A synchronous up/down BCD decade counter, similar to the up/down binary counter, is type 54192/74192 shown in Fig. 6-16. Circuit operation is the same as for the binary counter, except that the count sequence is forced back to the 0000 state on the tenth count. This is accomplished through the actions of additional Gates N and M .


Fig. 6-19. Decade counters in tandem operation.
The counter can be preset to any count through the action of its parallel load circuit. Note that the counter can be preset to states that are not part of its regular count sequence. If, for example, the counter is preset to 1111, how will it respond on the next count pulse? The sequence of events is shown in Fig. 6-18 for all "out-of-normal-count" preloads. With the counter preset to 1111 (decimal 15), the next up-count will drive it to 0010 (decimal 2), from which point it will proceed through the normal decade count. If the counter is preloaded to 12 , the next up-count will drive it to 13 , while a down-count would drive it to 11 . Two up-counts in succession will drive the circuit into the main sequence at state 4.

By operating two decade counters in tandem, as shown in Fig. 6-19, the count capacity can be increased to 100 . The Carry Output signal of the first counter is used as the input to the UpCount clock of the second counter. The Borrow Output signal is used as the Down-Count clock. More decades can be added in the same way. The binary counters shown in Fig. 6-12 can be operated in tandem in the same manner.

## CHAPTER 7

## Arithmetic Circuits

A whole group of special circuits has been developed for dealing with binary mathematics. Mathematical operations include addition, subtraction, multiplication, division, raising to a power, etc. Many of these operations can be performed with relative simple adder circuits. Other operations require more complex programs.

Even when operations are fairly simple, much effort has been made to develop special circuits and methods to reduce the time needed to complete an operation or to minimize the amount of electronics required. These circuits are beyond the scope of this book, but a few of the basic circuits will be discussed. These include adders, comparators, and a true/complement generator.

## ADDERS

Binary addition follows the same rules as decade addition, except that things happen a lot quicker. In decade systems, each element or decade of a number represents any one of ten different levels or quantities (that is, $0,1,2,3,4,5,6,7,8$, or 9 ) ; whereas in binary systems, each element represents only two levels ( 0 or 1). Thus, in Fig. 7-1A, the four-decade decimal number can have any value from 0000 through 9999 , while the four-bit binary number shown in Fig. 7-1B, can have any value from 0000 through 1111. The 4 -bit binary number can represent 16 levels ( 0 through 15), while the 4 -decade number can count up to 9999 (including 0 ), which identifies 10,000 levels.

(A) Four-decade decimal number.

(B) Four-bit binary number.

Fig. 7-1. Representation of numerical displays.
The decade number system is far more efficient in terms of information content; the binary number system is more suited to electronic systems. Circuits can easily distinguish between two levels of signal but are subject to greater and greater error if they are asked to distinguish between 3 levels, 4 levels, etc.

Two binary numbers can be added as indicated in Fig. 7-2. Number A, consisting of 4 bits, is to be added to number B, also 4 bits long. When number $A=0000$ and number $B=0000$, the
(A) Numerical weight designation.


Fig. 7-2. Addition of binary numbers.
sum ( $\Sigma$ ) is also 0000, as shown in Fig. 7-2B. The sum of 0000 and 0001 is shown to be 0001 . Then, when adding binary number 0001 to binary number 0001, we find that the space for the Least Significant Bit can no longer show the result by itself. Another space or the next most significant bit must be called into use. In other words, the slot or bin for the Least Significant Bit has filled up and overflowed into the next most important bin. (The same sort of overflow occurs in decade systems when 1 is added to 9,2 to 8 , etc.; the bin overflows and you generate a carry into the next bin.) Similar but more extended carries occur when you add larger numbers, as in Fig. 7-2B. Note that the addition of binary number 1111 and binary number 1111 (both 4 -bit numbers) creates a 5 -bit number, which means that this operation could not be performed correctly in a system using only 4 -bit numbers.

Consider just the Least Signilicant Bit, numbers $\mathrm{A}_{1}$ and $\mathrm{B}_{1}$ in Fig. 7-2A. Note that this bin can, by itself, correctly represent the sum of $0+0$ and $1+0$; it cannot, by itself, represent the sum of $1+1$, which requires two bits to give a binary 10 . Therefore, any circuit that is required to add two one-bit numbers must be capable of generating a 2-bit output. The Least Significant Bit in such an output is called the sum, and the Most Significant Bit is called the carry.

When adding the least significant bits of two numbers, we only have to deal with two bits, since the carry will by definition always be 0 . Such circuits are called half-adders. Circuits that deal with bits having more weight than the least significant bits must handle the carry from the previous stage. These circuits are called full-adders. The operation of addition will be clarified by considering some specific circuits.

## Two-Bit Full Adder

The 2-bit full adder type 5482/7482 circuit shown in Fig. 7-3A will add two 2-bit numbers and generate the proper carry. The numbers to be added are inputs $\mathrm{A}_{2}, \mathrm{~A}_{1}$ and inputs $\mathrm{B}_{2}, \mathrm{~B}_{1}$. The output (Fig. 7-3B) is the sum of the two numbers plus a carry bit to show whether the second bin has overflowed or not.

Line 1 of the truth table (Fig. 7-4) indicates the addition of 00 to 00 . Consider first the case where $A_{1}$ and $B_{1}$ are the least significant bits of a number. For this condition, we do not have a carry bit from a lower-level addition, and input $\mathrm{C}_{\text {IN }}$ is always zero.

With $\mathrm{A}_{1}=\mathrm{B}_{1}=\mathrm{C}_{\mathrm{IN}}=0$, Gates $1,2,3$, and 4 are all closed. The output of Gate 5 is a 1 and the output of Gate $6\left(\Sigma_{1}\right)$ is 0 .

(A) Logic diagram.
(B) Function table. CARRY BIT $\begin{array}{r}\begin{array}{l}A_{2} A_{1} \\ +B_{2} \quad B_{1}\end{array} \\ \hline \Sigma_{2} \Sigma_{1}\end{array}$

Fig. 7-3. Two-bit full adder.
Also, Gates 7, 8, and 9 are closed so the output of Gate $10=1$. With $\mathrm{A}_{2}=\mathrm{B}_{2}=0$, we note that Gate 14 has all 1 s as inputs and is therefore open; thus, NOR Gate 15 is satisfied and its output $\left(\Sigma_{2}\right)$ is 0 . We note also that Gates 16,17 , and 18 are all open
and thus output $\mathrm{C}_{2}=0$. The circuit, therefore, has generated the correct output for the specified input.

Line 2 of the truth table indicates the addition of 01 and 00. With Gates 7, 8, and 9 still closed as in the previous addition, the output of Gate 10 is a 1 ; therefore, Gate 2 has all 1 s as inputs, Gate 5 is 0 , and Gate 6 is 1 . The rest of the gates have the same status as in the previous addition.

|  | input |  |  |  | OUTPut |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | $A_{1}$ | $B_{1}$ | $A_{2}$ | $B_{2}$ | WHEN $\mathrm{C}_{\text {IN }}{ }^{-0}$ |  |  | WHENC ${ }_{\text {IN }}{ }^{-1}$ |  |  |
|  |  |  |  |  | $\Sigma_{1}$ | $\Sigma \Sigma_{2}$ | $\mathrm{c}_{2}$ | $\Sigma_{1}$ | $\Sigma_{2}$ | $c_{2}$ |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| 2 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 3 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| 4 | 1 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 5 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 0 |
| 6 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 7 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 8 | 1 | 1 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 |
| 9 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 |
| 10 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 11 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | 1 |
| 12 | 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 13 | 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 |
| 14 | 1 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 15 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 1 |
| 16 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |

Fig. 7-4. Truth table for Fig. 7-3.
A line-by-line analysis of the circuit can be carried out to verify the truth table for all input states of $A_{2}, A_{1}$ and $B_{2}, B_{1}$.

When the two bits to be added are not the least and next least significant, the carry bit from a lower-level addition must be handled. When the carry bit from a lower level is 0 , the circuit will operate as described above. When the carry bit is 1 , then the circuit must operate as indicated for the second set of outputs in the truth table-that is, when $\mathrm{C}_{\mathrm{IN}}=1$. Considering line 1 in the truth table, with $\mathrm{C}_{\mathrm{IN}}=1$, we see that Gates 7,8 , and 9 are closed, Gate 10 is a 1 , Gate $1=1$, Gate $5=0$, and $\Sigma_{1}=1$. Again, the circuit can be analyzed line by line to verify the truth table.

Note the use of inverters to turns 0s into 1s (and vice versa) to make the truth table come out right. This type circuit design is perfectly all right as long as the circuit works correctly for all conditions, and as long as the propagation delays introduced
by such extra stages do not interfere with the timing requirements of the system.

## Four-Bit Adder

Two 2-bit adders can easily be combined to form a 4-bit adder as shown in Fig. 7-5. However, the circuit for a 4-bit binary full adder is also available in a single device as shown

(A) Construction diagram.

|  | $A 4$ | $A 3$ | $A 2$ |
| :---: | :---: | :---: | :---: |
| $A 1$ |  |  |  |
| - | 84 | $B 3$ | 82 |
| $B 1$ |  |  |  |
| $-C$ | 54 | 53 | 52 |

(B) Function table.

Fig. 7-5. Four-bit addition using two 2-bit adders.
in Fig. 7-6 (a type 5483/7483 circuit). The circuit is the same as in Fig. $7-5$, except that the carry bit from bin 2 to bin 3 is made internally and not brought outside the package. Also, carry C4 represents the carry across four bits. Four-bit adders can be combined to make 8 -bit adders, 16 -bit adders, etc.

## Gated Adders

The two adders so far discussed add two numbers as soon as the information is received. A gated, 1-bit, full adder (type $5480 / 7480$ ), is shown in Fig. 7-7.

First, ignore Gates $11,12,13,14,15$, and 16. Compare the remaining portion of the circuit with the $\mathrm{A}_{1} \mathrm{~B}_{1} \mathrm{C}_{\text {IN }}$ portion of Fig. 7-3A. The circuits are identical, except that the inverted carry and the inverted sum outputs are brought outside. The inverted carry is labeled $\overline{\mathrm{C}_{\mathrm{n}+1}}$ but is the same as $\mathrm{C}_{1}$ of Fig. 7-3A. Thus, the truth table for Fig. 7-3 applies to the adding circuit of Fig. 7-7 (except that inputs $\mathrm{A}_{2}$ and $\mathrm{B}_{2}$ and outputs $\mathrm{\Sigma}_{2}$ and $\mathrm{C}_{2}$ do not apply, and an output for $\mathrm{C}_{1}$ must be added).

The gating portion of Fig. 7-7A consists of diode-transistor logic (DTL), which is fully compatible with TTL logic. DTL allows use of the wired-or connection, which is forbidden in TTL except for special circuits. In any case, Gates 12 and 15 actually use a permanently-wired connection, although they perform the OR-logic function as indicated in Fig. 7-7B. As a consequence of this arrangement, when input $\mathrm{A}^{*}$ is used, inputs


Fig. 7-6. Four-bit adder logic diagram.
$\mathrm{A}_{1}$ and $\mathrm{A}_{2}$ must be connected to ground. Thus, Gate 11 will be high but will follow input $\mathrm{A}^{*}$, staying high if $\mathrm{A}^{*}$ is high. Conversely, when $A_{1}$ and $A_{2}$ are used as inputs, input $A^{*}$ must be left open. The same rules apply to inputs $\mathrm{B}_{1}, \mathrm{~B}_{2}$, and $\mathrm{B}^{*}$.

The gated adder can be used to perform subtraction as well as addition.

(A) Functional block diagram.

(B) Gating portion of circuit.

Fig. 7.7. Gated full adder.

## TRUE/COMPLEMENT CIRCUIT

In binary mathematics, subtraction is usually performed by taking the complement of the number to be subtracted and adding it to the other number. An end-around carry or other mathematical process is then applied so that whatever subtraction algorithm is being used is satisfied, and the answer comes out right.

What is the complement of a number? In decimal notation, a 1 -digit number can have any value from 0 through 9 . When the number slot is empty, the number contained in the slot is 0 , and the number of units that can be added to the slot without it overflowing is 9 . When the slot contains 5 units, the number of units that be added without overflowing is 4 . The num-
ber of units that can be added to the slot without causing overflow is the complement of the number already in the slot. Thus, 9 is the complement of 0,4 is the complement of $5 ; 5$ is the complement of 4 ; etc. The key number in the above system is 9 , and the complements are called the nine's complements.

In binary mathematics, a slot can hold only a 0 unit or a 1 unit. Thus, the complement of 0 is 1 and the complement of 1 is 0 . The complement is obtained by changing the 0 to 1 and the 1 to 0 . As the number of bits is increased to 2 and more (that is, $A_{2} A_{1} A_{0}$ ), the same rule holds for a straight binary sequence where binary 000 means no units and 111 means all

(A) Functional block diagram.

| CONTROL <br> INPUTS |  | OUTPUT |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| B | C | Y 1 | Y 2 | Y 3 | Y 4 |  |
| 0 | 0 | $\overline{\mathrm{Al}}$ | $\overline{\mathrm{A} 2}$ | $\overline{\mathrm{~A} 3}$ | $\overline{\mathrm{~A} 4}$ |  |
| 0 | 1 | 1 | 1 | 1 | 1 |  |
| 1 | 0 | A 1 | A 2 | A 3 | A 4 |  |
| 1 | 1 | 0 | 0 | 0 | 0 |  |

(B) Truth table.

Fig. 7-8. Four-bit, true/complement, zero/one element circuit.


Fig. 7-9. Four-bit magnitude comparator.
slots (of a 3 -bit number) are full. For special binary codes, such as excess-3 and excess-2, the complement of a number is not necessarily obtained by changing all 1 s to 0 s and all 0 s to 1s. In these cases, more complicated definitions of complement are required.

In any case, the need arises to generate the complement of binary words and numbers. Fig. 7-8 shows a 4 -bit true/complement, zero/one element circuit (monolithic circuit types $54 \mathrm{H} 87,74 \mathrm{H} 87$ ) that will generate the complement of a number or will pass the number through unchanged. Further, the circuit will also generate all 1 s or all 0 s . The circuit can be used to load registers in addition and subtraction schemes, or preload counters, etc., in other applications.

Circuit operation is straightforward and is summarized in the truth table in Fig. 7-8B. With $\mathrm{B}=\mathrm{C}=0$, the outputs give
the inversions (the complements) of the input bits. With $\mathrm{B}=0$ and $\mathrm{C}=1$, the outputs are all 1 ; with $\mathrm{B}=1$ and $\mathrm{C}=0$, the outputs are the same as the inputs; with $\mathrm{B}=\mathrm{C}=1$, the outputs are all 0 .

## COMPARATOR

The need often arises to compare one digital number with another. Is number A larger than $B$, equal to it, or smaller? If $B$ is smaller than $A$, for example, a digital control system might be required to keep adding pills to a bottle. If $A$ equals $B$, the system might be told to stop. If B should exceed A, an alarm might sound. Many mathematical equations can be solved in a similar manner.

| COMPARING INPUTS |  |  |  | CASCADING INPUS |  |  | OUTPUTS |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A3, B3 | A2, B2 | Al, Bl | AO, BO | $A>B$ | $A<B$ | $A \cdot B$ | $A>B$ | $A<B$ | $A=B$ |
| $A 3>B 3$ | $X$ | X | x | $\chi$ | x | X | H | L | L |
| $A 3<B 3$ | X | X | $x$ | $x$ | X | x | L | H | $\downarrow$ |
| A3- ${ }^{\text {B }}$ | A2>B2 | X | $x$ | X | x | X | H | L | L |
| A3-B3 | A2 < B2 | X | X | X | X | X | L | H | L |
| A3-83 | A2-B2 | $\mathrm{Al}>\mathrm{Bl}$ | X | X | x | X | H | L | L |
| A3-B3 | A2-82 | $\mathrm{Al}<\mathrm{Bl}$ | X | x | x | X | L | H | L |
| A3- ${ }^{\text {3 }}$ | A2-B2 | Al- Bl | $\mathrm{A} 0>\mathrm{BO}$ | $x$ | x | $X$ | H | L | L |
| A3- B3 | A2-B2 | Al- Bl | $A 0<B 0$ | X | X | x | L | H | L |
| A3- ${ }^{\text {B }}$ | A2-B2 | Al-Bl | AO-BO | H | L | L | H | L | L |
| A3- ${ }^{\text {3 }}$ | A2-B2 | Al-Bl | $A 0 \cdot B 0$ | L | H | L | L | H | L |
| A3- ${ }^{\text {a }}$ | A2-82 | Al-Bl | $A 0=B 0$ | L | L | H | L | L | H |

Fig. 7-10. Truth table for Fig. 7-9.
A 4-bit magnitude comparator (type $5485 / 7485$ ) is shown in Fig. 7-9. Two 4-bit words, A0 A1 A2 A3 and B0 B1 B2 B3 are applied. Consider bits A3 and B3. Since these are the most significant bits, Word A will be greater than Word B if A3 is greater than B3; that is, if A3 $=1$ and B3 $=0$. Similarly, Word $A$ will be less than Word $B$ if $\mathrm{A} 3=0$ and $\mathrm{B} 3=1$. If $\mathrm{A} 3=\mathrm{B} 3$, the decision as to whether Word A is greater or less than Word B depends on bits A2 and B2. The same considerations apply to the next two levels of bits. For the two words to be equal, the bits must match on every level.

In normal operation, the inputs marked $\mathrm{A}<\mathrm{B}, \mathrm{A}=\mathrm{B}$, and $\mathrm{A}>\mathrm{B}$ are held high. With $\mathrm{A} 3=1$ and $\mathrm{B} 3=0$, Gate 1 goes to a 1 driving Gate 3 to a 1 , which drives Gate 4 to 0 . Gate 4, in turn, drives Gates 6 through 15 to 0 . With Gate $5=0$ (because $\mathrm{B} 3=0$ ), Gate 17 has all 0s as inputs, which satisfies it, and
the output A > B goes high. At the same time, Gate 16 goes high and Gate 18 is driven low. Thus, the $\mathrm{A}<\mathrm{B}$ output goes low. Gate 19 is driven low by Gate $4=0$, and thus the $A=B$ output is low.


Fig. 7-11. Cascaded comparators.
When $\mathrm{A} 3=0$ and $\mathrm{B} 3=1$, Gate 1 goes to 1 , Gate 2 goes to 1 , Gate 3 goes to 0 , and Gate 4 goes to 0 . Again, Gates 6 through 15 are driven to a 0 . Gate 5 , however, is driven high while Gate 16 is driven low. Thus, the $\mathrm{A}<\mathrm{B}$ output goes high while $\mathrm{A}>\mathrm{B}$ goes low; Gate 19 is also low.

When $\mathrm{A} 3=\mathrm{B} 3=1$, Gate 1 goes to 0 , which drives Gates 2 and 3 to 0 and causes Gate 4 to go high. Gates 6 through 15 plus Gate 19 are now free to follow their other inputs. Gates 5 and 16 are driven low, which allows Gates 17 and 18 to follow their other inputs. When $\mathrm{A} 3=\mathrm{B} 3=0$, Gate 1 goes high, but Gates 2 and 3 are held to 0 by their second input and Gate 4 is high. The same output states are obtained.

When $\mathrm{A} 3=\mathrm{B} 3$, the state of the outputs is determined by A2 and B2 in a similar manner. If A2 and B2 are also equal, outputs are determined by A1 and B1, and then by A0 and B0. When all bits are equal, Gate 19 is satisfied and goes high.

For words longer than 4-bits, comparisons can be made as shown in Fig. 7-11. In this case, the signals for the $A<B$, $\mathrm{A}=\mathrm{B}$, and $\mathrm{A}>\mathrm{B}$ inputs are obtained from the preceding stages. These cascaded inputs allow a "tree" of comparators to operate as a single, large comparator.

## CHAPTER 8

## Parity and Priority

In transmitting digital information from one device or instrument to another, noise spikes and other interfering electrical signals can cause errors. A positive-going noise spike can cause a 1 to appear where a 0 should be; a negative-going spike may wipe out a 1 , causing a 0 to appear instead.

A little noise on an analog signal (such as a voice message or a musical recording) causes a slight degradation in the quality and/or intelligibility of the message, but it does not make it wrong. An error in a digital signal, however, can create extremely wrong interpretations. If a computer tells a machine to add $\$ 10$ to one account and deduct $\$ 10$ from another account, but the machine at the end of the line gets a command to deduct $\$ 1,000,000$ from one account and pay it to another, a monumental error has occurred.

An error of $\$ 1,000,000$ in the transfer of funds is not likely to go unnoticed for long and, thus, the system's problem of transfering funds tends to be self-correcting. But what if an error of only a few dollars occurs? This may go unnoticed. In other cases, errors can be far more dangerous and difficult to detect. What about a computer that is controlling an atomic reactor? Or a Boeing 747? In critical cases, an error-detecting scheme of some sort is vital.

Many error-detecting and correcting schemes have been devised. One of the easiest ways is to transmit the same message twice and compare the two received messages bit by bit to
make sure they correspond. If they don't, the message can be transmitted again and again.

Another method is to use a Hamming code. In this technique, extra bits are inserted into the message in such a way that transmission errors can not only be detected but also corrected. The capability for correcting a wrong message arises from the redundancy supplied by the extra bits.

## PARITY GENERATOR

One of the simplest and most economical error-detecting schemes is the use of parity bits. Assume you are sending a 3bit message which can consist of any word from 000 to 111. Now, add a special fourth bit of such a value that the number of 1 s transmitted is always an even amount. The word transmitted will then be as shown in Fig. 8-1. The extra bit is called a parity bit since it assures that all the words are on a par with

|  | $\begin{gathered} \text { MESSAGE } \\ \text { BITS } \end{gathered}$ |
| :---: | :---: |
| 0 | 0000 |
| 1 | 001 |
| 1 | $\begin{array}{llll}0 & 1 & 0\end{array}$ |
| 0 | $\begin{array}{lll}0 & 1 & 1\end{array}$ |
| 1 | 100 |
| 0 | 101 |
| 0 | 110 |
| 1 | $\begin{array}{llll}1 & 1 & 1\end{array}$ |

Fig. 8-1. Message bit with parity bit added.
respect to whether they have an even number or an odd number of 1 s . When the message is received, a parity check is performed. If there are an even number of 1 s , the word is assumed to be correct. The parity bit, whether 0 or 1 , is then discarded.

Obviously, the parity formula can be changed so that the number of transmitted 1 s add up to an odd number instead of an even number. Odd parity, as it is called, is used more often then even parity since odd parity requires at least one 1 in every word, even if the data word is 000 .

A circuit to test an 8-bit word for parity and to generate the required parity bit is shown in Fig. 8-2. The device, circuit type $54180 / 74180$ IC, will generate even or odd parity. The OR and NOR gates with the extra curved input symbol are exclusive-or or exclusive-NOR gates; that is, the output is true only if at least one input is true but not the other.

Line 1 of the analysis table (Fig. 8-3) shows both Parity Select inputs low, which causes both outputs to be high, regard-


Fig. 8-2. An 8-bit odd/even parity generator/checker circuit.

| 爫 | $\begin{array}{\|l\|} \hline \text { INPUTS } \\ \text { (ODD OR } \\ \text { EVEN } \\ \text { NUMBER) } \\ \hline \end{array}$ | PARITY <br> SELECT |  | INPUTS |  |  |  |  |  |  |  | 1 | 2 | 3 | 4 | GATES |  |  |  | 910 |  | $\begin{aligned} & \begin{array}{l} z \\ \text { un } \\ \text { 己 } \\ \mathbf{w} \\ 11 \\ 12 \end{array} \end{aligned}$ |  | $\begin{array}{ll} z & 0 \\ \geq & 8 \\ \text { z } & 8 \\ & \text { W } \\ 13 & 14 \end{array}$ |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | EVEN | ODD | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 |  |  |  |  | 5 | 6 | 7 | 8 |  |  |  |  |  |  |
| 1 | $X$ | 0 | 0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 1 | 0 | 0 | 1 |
| 2 | X | 1 | 1 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 0 | 0 | 1 | 0 | 0 |
| 3 | EVEN | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |  | 0 |
| 4 | EVEN | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |  | 0 | 0 | 0 |  | 1 |
| 5 | EVEN | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |  | 0 | 1 | 0 | 1 | 1 | 1 | 0 |  | 0 | 1 | 1 |  | 0 |
| 6 | ODD | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  | 0 | 1 | 1 | 0 | 0 |
| 7 | OOD | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 1 |  | 0 | 0 | 0 | 0 | 1 |

$X=$ IRRELEVANT
Fig. 8-3. Analysis table for Fig. 8-2.
less of the number of input bits. Line 2 shows both Select inputs high, which drives both outputs low.

Line 3 shows all input bits low or 0 , and thus the number of 1 s in the message is 0 or even. With Even Parity Select high, the internal gates take up the states shown; the output marked $\Sigma$ Even (Gate 11) will be high; and output $\Sigma$ Odd (Gate 14)


Fig. 8-4. Circuit for adding parity bit.
will be low. Since a 0 is required for the parity bit, the output of Gate 14 can be added to the transmitted word as indicated in Fig. 8-4. The Temporary Storage shown in Fig. 8-4 can be a shift register, a memory circuit, or other circuit. For example, if the word is to be transmitted serially, a multiplexer can be used to hold the word plus its parity bit.

Line 4 shows the circuit when the Odd Parity Select line is left high, while line 5 simply shows that the scheme holds when the number of 1 s is increased to two. Lines 6 and 7 show input words with an odd number of bits.

When the word with parity bit is received, it is tested by a parity tree similar to Gates 1 through 7, except that an extra bit must be examined. If the predetermined parity-odd or even-is found to be correct, the transmission is assumed to be correct. Note, however, that this scheme will not catch a word in which two bits are wrong (two 1s or 0 s interchanged, or two 1 s added or subtracted). More elaborate parity checks and special codes can be used to detect multiple errors.

## PRIORITY ENCODER

An aircraft is coming in for a landing under control of its autopilot. The height-above-ground measuring system tells the control computer that the plane is too high for its position on the glide slope; therefore, something should be done about it (such as nosing down a little, lowering the flaps a little more, or reducing engine speed). At the same time, the speed-measuring system is telling the control system that the airspeed has fallen too close to the stall-out limit, and that something must be done about it also (such as increasing engine speed, or raising the flaps, etc.). Obviously, it is impossible to increase and decrease engine speed at the same time, so the control system must choose which of the two situations is the most important and act accordingly.

A basic control scheme for a system monitoring eight variables is shown in Fig. 8-5. The variables may be oil temperature, fuel-flow rate, boiler pressure, etc. If oil temperature rises too high, the bearings of a large expensive machine will experience excess wear. If the fuel-flow rate rises too high, it is a signal that fuel is being wasted by a leak or poor combustion. If the boiler pressure rises too high, the boiler can explode and destroy the entire system. In a situation like this, we would


Fig. 8-5. Priority control system.
assign the highest priority to high boiler pressure. As soon as it exceeded its preset limit, we would want the control system to act to reduce the boiler pressure, no matter what this might do to the other variables. In designing a control system, therefore, limits are determined for all the variables. Then, priorities are assigned so that the control system knows which operation to perform when it is asked to do two or more contradictory things at the same time.

The priority encoder shown in Fig. 8-6 has 8 active low inputs and 3 outputs. Input $\overline{7}$ has the highest priority. Whenever

(A) Logic diagram.

| EI | 0 | I | 2 | $\overline{3}$ | 4 | 5 | $\overline{6}$ | $\overline{7}$ | $\overline{6}$ |  | $\pi_{1}$ | $\bar{\lambda}_{2}$ | E0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| H | x | $x$ | $x$ | $x$ | $\times$ | $x$ | x | x | H | H | H | H | H |
| l | H | H | H | H | H | H | H | H | H | H | H | H | b |
| L | X | $\times$ | X | X | X | X | x | 1 | ! | b | l | $\checkmark$ | H |
| 1 | x | X | x | X | X | - | L | H | 1 | H | L | 1 | H |
| 6 | K | $x$ | X | x | X | 6 | H | H | 6 | 6 | H | 1 | H |
| 1 | x | $\times$ | $x$ | X | 1 | H | H | H | ! | H | H | 1 | ${ }^{\text {H }}$ |
| $t$ | $x$ | $x$ | $\times$ | 1 | H | H | H | H | 1 | 1 | 1 | H | H |
| 6 | K | $x$ | 6 | H | H | H | H | H | $\checkmark$ | H | 1 | H | H |
| 1 | * | 1 | H | H | H | H | N | H | L | 1 | H | H | H |
| $t$ | 6 | H | H | H | H | H | H | H | t | H | H | H | H |

(B) Truth table.

X - VALUE IRRELIVANT
Fig. 8-6. Eight-input priority encoder.
it is low, the output generates the 3 -bit word 000 , regardless of the states of the other inputs. If input $\overline{7}$ is high, the encoder will produce an output corresponding to the next lowest priority input. If only 1 input is active, the encoder responds with the corresponding output as shown in the truth table. If two or more inputs are active, the output produces the code for the input having the highest priority.

Input EI is an enabling or clock input. Output gate GS is a group output which goes to 0 when one or more of the 8 inputs is active. Output GS is a 1 if all inputs are inactive. Output $\overline{\mathrm{EO}}$ combines the information from input $\overline{\mathrm{EI}}$ and output $\overline{\mathrm{GS}}$. When enable input EI goes low-which constitutes an interrogation of the encoder-EO goes low if all inputs are inactive and high if one or more is active.

Circuit operation is as follows: When input $\overline{\mathrm{EI}}$ is high, it puts 0s on Gates 1 through 8 and Gate GS. This, in turn, puts 0 s on Gates A0, A1, and A2, driving them to 1 . Gate 8, with a 0 input, is driven to 1 , and Gate GS, with a 0 input, is 1 . Thus, all outputs are high.

When input EI goes low, it removes its inhibiting affect and allows the gates to follow their other inputs. If input $\overline{0}$ is active (that is, 0 ), Gate 8 is driven to 1 ; therefore, Gate GS has two 1 s as inputs and is driven to 0 , while $\overline{\mathrm{EO}}$ is 1 . Gates 1 through 7 all have one or more inputs $=0$ and, thus, these gates remain at 0 . Output gates A0, A1, and A2 are not affected.

With input EI low, let input $\overline{1}=0$ (with the other inputs inactive). Gate 8 and $\overline{\mathrm{EO}}$ go to 1 and $\overline{\mathrm{GS}}$ goes to 0 . Gate 1 now


Fig. 8.7. Diagram for expanded encoder operation.
has all inputs $=1$ and goes to 1 ; Gate A0 goes to 0 . Gates 2 through 7 all have at least one input $=0$, and they are not affected. Gates A1 and A2 stay high. If, in addition to $\bar{I}=0$, input $\overline{0}$ also $=0$, no change in the output occurs; the priority of input $\overline{1}$ over input $\overline{0}$ has been identified.

As the other inputs become active, the circuit responds similarly, producing the 3 -bit output code shown in the truth table. Priority levels can be increased by using more encoders as shown in Fig. 8-7. More inputs can be handled by using more encoders in a similar manner.

## CHAPTER 9

## Memories

Three basic types of memory functions have been developed so far in TTL. The first type is the random-access read-write memory. It is similar to a magnetic core memory, since you put data into the memory on command and then read it out as required, one word at a time. The second type is called a readonly memory. In this type circuit, the information is put into the circuit at the time it is manufactured and cannot be changed thereafter. This type of memory is very useful for storing data that does not change with time, such as trigonometry tables, code conversion schemes, and microprograms for computers. A third type memory is called an associative or content-addressable memory. A major advantage of this type memory is its speed of response when searching for information.

A memory must perform three functions. First, it must provide a way for information to be put into it. Its contents may be changeable in a read-write memory and fixed in a read-only memory. Second, it must retain the information stored in it. Finally, it must deliver the information when asked for it.

Very small memories are sometimes organized to store single bits of information. Thus, a 16 -bit memory has 16 different locations for storing a bit. Each location is isolated and independent of every other location. If you want to know whether bit location 12 is holding a 1 or a 0 , you have to ask the memory the equivalent of, "What information is in position 12?" In order to single out bit position 12, an addressing scheme is needed that will allow bit 12 to be interrogated without dis-
turbing the other locations. An address scheme is also required when information is loaded into bit 12.

Large memories are usually organized in terms of words rather than single bits. Circuit type 5488/7488 (a high-speed monolithic IC) is organized as 32 words of 8 bits each. It is a 256 -bit read-only memory but its contents are available only as 32 different words. Thus, instead of having to address 256 different bit locations, only 32 word locations have to be addressed. The addressing scheme is much simpler.

The major advantage of semiconductor memories over magnetic core memories has been operating speed. Semiconductor memories operate as much as 100 times faster than core memories. Core memories, on the other hand, cost less than semiconductor memories. Thus, many systems today use large, relatively slow core (or magnetic tape, disc, etc.) memories for storing large masses of information. Small fast semiconductor memories are used for temporary storage of information that is being processed. A major disadvantage of semiconductor memories is that they will lose the information stored in them when power is lost-the memory is said to be volatile since the information vanishes when the power is cut off. This does not apply to read-only memories. They hold their information whether the power is on or off.

## RANDOM-ACCESS MEMORY (RAM)

Fig. 9-1 shows the arrangement of the 16 -bit active-element memory, circuit type 5484/7484. The storage section consists of 16 flip-flops arranged in a 4-by-4 matrix. Each flip-flop can be addressed by energizing one of the 4 X -input lines plus one of the 4 Y -input lines. By using a matrix arrangement, the address function requires only eight inputs, instead of the 16 that would be required if each flip-flop had its own input address line. As the number of bits in a memory increases, the matrix scheme becomes more and more efficient: a 64 -bit memory needs $8+8$ or 16 inputs rather than 64 ; a 256 -bit memory needs $16+16$ or 32 inputs rather than 256 ; etc.

Data does not enter the memory via just one input, however, but is entered via a "Write 1 " and a "Write 0 " input. Similarly, the outputs are obtained from a "Sense 1" and a "Sense 0" amplifier.

A storage flip-flop is shown at Fig. 9-2. In normal storage operation, assume the flip-flop is holding a 0 , and, therefore, transistor $Q_{0}$ is on (saturated). Then, its collector and the base of transistor $Q_{1}$ will be low, causing $Q_{1}$ to be off, and its collec-


Fig. 9-1. RAM storage arrangement diagram.


Fig. 9-2. Schematic of a storage flip-flop.
tor and the base of transistor $Q_{0}$ to be high. Inputs for writing will all be low and, thus, Gates $W_{0}$ and $W_{1}$ will be high, causing emitters $\mathrm{E}_{0}$ and $\mathrm{E}_{1}$ to be high. The current flowing through transistor $Q_{0}$ will flow out the $X_{0}$ and $Y_{0}$ lines, which are both grounded. The outputs of the sense amplifiers will be high.

To read the state of a bit, the $\mathbf{X}$ and Y address lines are brought to a 1 . If only the $\mathbf{X}$ emitters are brought high, the current that was flowing out of $\mathbf{X}_{0}$ and $Y_{0}$ flows out of emitter $\mathrm{Y}_{0}$ only. Similarly, if only $\mathrm{Y}_{0}$ is brought high, the current flows


Fig. 9-3. Typical connection diagram of a RAM.
out of emitter $\mathbf{X}_{0}$. In either case, the status of the circuit stays the same. But when both X and Y emitters are brought high, the current is diverted into the $\mathbf{E}_{0}$ emitter and flows into the input of gate $\mathrm{S}_{0}$. The result is that the output of the "Sense 0 " amplifier falls to 0 . The "Sense 1" amplifier is not affected and its output stays high. For the conditions where the flip-flop is storing a $1, \mathrm{Q}_{1}$ will be the saturated transistor; when X and Y are brought high, the current from $\mathrm{E}_{1}$ causes the "Sense 1" amplifier to go to 0 , while gate $\mathbf{S}_{0}$ stays high.

Suppose that bit location $X_{3} Y_{2}$ is to be interrogated. When address lines $\mathrm{X}_{3}$ and $\mathrm{Y}_{2}$ are brought high, all the flip-flops in
row $X_{3}$ have their $X$ emitters raised, while all the flip-flops in column $Y_{2}$ have their $Y$ emitters raised. Only the flip-flop at $\mathrm{X}_{3} \mathrm{Y}_{2}$ has both the X and Y emitters raised. Thus, only it acts on the sense amplifiers and only one sense amplifier goes low.

To write data into the flip-flop at $\mathrm{X}_{3} \mathrm{Y}_{2}$, the $\mathrm{X}_{3}$ and $\mathrm{Y}_{2}$ address lines are brought high, as in reading. To write a 0 , both inputs of the "Write 0" gate are brought high, which drives $W_{0}$ to 0 . If $Q_{0}$ is already on, nothing changes. However, if $Q_{0}$ is off, the potential of $E_{0}$ falls sufficiently below that of $E_{1}$ so that transistor $Q_{0}$ turns on and transistor $Q_{1}$ turns off. This action occurs because the sink impedance of $W_{0}$, when low, is less than the input impedance of $\mathrm{S}_{1}$. Once the flip-flop has taken on the desired state, it remains there after address and write inputs are brought low. Writing a 1 into a flip-flop is the same as above, except that the Write 1 amplifier is used, and transistor $\mathrm{Q}_{1}$ is driven on.

When writing in a 1 or 0 , only the flip-flop that is addressed is affected. In all the other flip-flops, the low X and/or Y inputs prevent the Write amplifier from changing the state of the flipflop.

A memory very similar to the type 5484/7484 memory just described is circuit type $5481 / 7481$. It has only one input to each write amplifier; thus, it does not require an additional gating or clocking signal.

| FUNCTI ON | INPUTS |  |  |  |  |  | $\begin{gathered} \text { STORED } \\ \text { BIT } \\ \hline \end{gathered}$ | OUTPUTS |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADDRESS |  | WRITE 0 |  | WRITE 1 |  |  | $S_{1}$ | $S_{0}$ |
|  | $X_{n}$ | $Y_{n}$ | A | B | A | B |  |  |  |
| QUIESCENT | 0 | 0 | 0 | X | 0 | X | 0 OR 1 | 1 | 1 |
| READ | 1 | 1 | 0 | $x$ | 0 | X | 0 | 1 | 0 |
|  | 1 | 1 | 0 | X | 0 | X | 1 | 0 | 1 |
| WRITE 1 | 1 | 1 | 0 | X | 1 | 1 | GOES TO 1 | 0 | 1 |
| WRITE 0 | 1 | 1 | 1 | 1 | 0 | X | GOES TOO | 1 | 0 |

Fig. 9-4. Functional table for Fig. 9.1.

## REGISTER FILE

In very high speed systems, it is often desired that the content of a memory be available even while new information is being entered. Fig. 9-5 shows a high-speed buffer memory (4-by-4 register file) that allows simultaneous reading and writing.

This buffer memory (circuit type $54170 / 74170$ ) is organized into 4 words, each 4 bits long. Word 1 is stored in the 4 flipflops (actually, latches) in the left column; word 2, in the next column; and so forth. The memory has two address systems,
one for writing and one for reading. The address systems consist of a 2-bit code plus an enable signal. The Write address system consists of code $W_{A} W_{B}$ and enable $G_{W}$. For example, to write new data into word $1, W_{A}, W_{B}$ and $G_{w}$ are brought low. (See the Write Function truth table.) This drives Gates 49, 50, and 47 high, and the latches of word 1 respond to the data on inputs 1D through 4D. If input 1D is a 1 , then the latch for bit 1 of word 1 goes to $Q=1$; if input 1 D is a 0 , the latch goes to $Q=0$.


Fig. 9.5. Functional block diagram for a Register File.
Let the Write Function advance to word 2 and readout the contents of word 1 at the same time. To select readout of word 1, Read inputs $R_{A}, R_{B}$, and $G_{R}$ are brough to 0 ; this applies two 1 s to Gates 17, 21, 25, and 29. If bit 1 of word 1 is a 1 , Gate 17 turns on. Gate 33 then has two inputs 0 and one input a 1. Its output is 0 . The output gate (37) has one input of a 1 (from $\mathrm{G}_{\mathrm{R}}=0$ ), but, since the input from Gate 33 is a 0 , the output $1 Q$ is high. Similarly, if $Q_{1}=0$, the signal will propagate through the read-address system and appear
at the output as a 0 . The other three bits of word 1 appear at the outputs in the same manner.

Thus, the memory is seen to operate somewhat differently than the 16 -bit memory considered previously. The data appears on only one output, instead of two; it appears in true form, rather than in complementary form; it appears in groups of 4-bits at a time, instead of as single bits. With this

| WRI IE |  |  | INPUTS |
| :---: | :---: | :---: | :---: |
| W $_{\text {B }}$ | WA | G $_{W}$ |  |
| L | L | L | 1 |
| L | H | L | 2 |
| H | L | L | 3 |
| H | H | L | 4 |
| X | X | H | WONE |

(A) Write function.

| READ INPUTS |  |  | OUTPUTS |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\mathrm{B}}$ | $\mathrm{R}_{\mathrm{A}}$ | $\mathrm{G}_{\mathrm{R}}$ | 10 | 20 | 30 | 40 |
| $L$ | L | L | WOB1 | WOBE | OB | HOB4 |
| $L$ | H | L | W181 | W1 8 | $1{ }^{1}$ | M134 |
| H | L | L. | W2B1 | W2 82 | W2 ${ }^{\text {B }}$ | 2BA |
| H | H | L | W3 Bl | W382 | WB | 1384 |
| X | X | H | H | H | H | H |

WOBI - THE FIRST BIT OF WORD 0 , ETC.
(B) Read function.

Fig. 9-6. Truth tables for Fig. 9-5.
memory, reading of any word can occur simultaneously with the writing of any word (including the word being written); whereas in the previous memory, only the bit being written in could be read out simultaneously.

## READ-ONLY MEMORY (ROM)

Read-only memories tend to be larger in terms of storage capacity than random-access memories. This characteristic follows naturally from the fact that no write-in circuits are required. All that is needed is an address system and an output circuit.

Most ROMS are designed to fill the specific needs of one circuit and, usually, one customer. Thus, they are special circuits, rather than standard off-the-shelf devices. Once the customer decides what information the ROM has to store, he transmits this data to the IC manufacturer. The manufacturer creates a special photo-mask that contains the data and uses it as the final masking step in manufacturing the ICs. The process is relatively expensive if only a few ICs are needed but becomes less expensive when the cost is spread over a few hundred or more ROMs.

Certain types of stored information are useful in more than one application, so a few standard ROMs have been developed to meet these needs. Code conversions, reference tables, and display and readout systems may be able to use standard ROMs.


The operating principle of a ROM is very straightforward and is shown in Fig. 9-7. Only two words are shown, each 4 bits long. Assume the address system has selected and enabled word 1 and, therefore, Gate 1 is high. As a result, the bases of all the storage transistors of word 1 are high. The square block in the emitter circuit of bit 1 is a metal connection that allows the circuit of the transistor to be completed and, thus, current will flow through transistor $\mathrm{Q}_{1}$. This current into Gate $\mathrm{S}_{1}$ causes $S_{1}$ to go high. For bit 2, the connection between the emitter of transistor $Q_{2}$ and the input of Gate $S_{2}$ has been removed, and Gate $S_{2}$ stays at 0 . Similarly for bit $3\left(S_{3}=1\right)$ and bit $4\left(S_{4}=0\right)$.

The transistors of word 2 are also connected to the output amplifiers, but, since the bases of these transistors are low, no current flows even when the emitter is left connected. When word 2 is selected and enabled by the address system, the output changes to the pattern set into the ROM for word 2. For manufacturing reasons, the ROM is made initially with all links in place. The ROM is customized to a specific application by removing links for those locations where 0s are desired.

Various types of organizations are available in ROMs. Fig. $9-8 \mathrm{~A}$ shows a 32 -word by 8 -bit ROM, monolithic type 5488 / 7488. Operation is very straightforward. Simply apply the address code (see word select table) of the desired word, put the enable low, and read out the data.

## CONTENT ADDRESSABLE MEMORY

Some systems require what can be called a searching operation or function. Suppose a system is being used to monitor aircraft entering and leaving the airspace of a landing field. The display system for the tower operator includes a cathode ray tube (crt) on which he can call up information about all planes in the area. He may, for example, want a display of all planes flying at a certain altitude. Or, he may want a display of all planes that are within a 10 -mile radius of the landing strip.

Each plane will have its own indentification number and will be represented by a digital word in the monitoring system. The word may be sectioned, as indicated in Fig. 9-9A, where a certain group of bits provide plane identification; another group of bits give the altitude of the plane; ancther group, its distance from the field; and so on. As the plane moves through the area, the information is continually updated by various radars and transponders.

Assume the control tower operator wants to check all planes at altitudes from 5000 to 6000 feet and that the digital word representing these altitudes is 1101 . One way to do this would be to check the digital words associated with all the planes in

(A) Logic block diagram.

| $\begin{aligned} & \text { WORD } \\ & \text { ADDRESSED } \end{aligned}$ | INPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BIMARY SELECT ENMELE |  |  |  |  |  |
|  | E | D | C | B | A | G |
| 0 | 1 | L | L | L | 1 | L |
| 1 | L | L | L | L | H | L |
| 2 | L | L | L | H | L | L |
| 3 | L | L | L | H | H | L |
| 4 | L | L | H | L | 1 | L |
| 5 | L | L | H | L | H | L |
| 6 | L | L | H | H | L | L |
| 7 | L | L | H | H | H | L |
| 8 | L | H | L | 6 | L | L |
| 9 | L | H | L | L | H | L |
| 10 | L | H | L | H | L | L |
| 11 | L | H | L | H | H | L |
| 12 | L | H | H | L | L | L |
| 13 | L | H | M | L | H | L |
| 14 | L | H | H | H | L | L |
| 15 | L | H | H | H | H | L |


| WORD <br> ADDRESSED | INPUTS |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | BIMARY SEECT ENAEEE |  |  |  |  |  |
|  | E | D | C | B | A | G |
| 16 | H | L | 1 | L | L | L |
| 17 | H | L | L | L | H | L |
| 18 | H | L | - | H | L | 1 |
| 19 | H | L | L | H | H | 1 |
| 20 | H | 1 | H | L | L | 1 |
| 21 | H | L | H | L | H | L |
| 22 | H | L | H | H | 1 | L |
| 23 | H | L | H | H | H | L |
| 24 | H | H | 1 | L | L | L |
| \% | H | H | 1 | L | H | L |
| 26 | H | H | 1 | H | L | 1 |
| 27 | H | H | L | H | H | 1 |
| 28 | H | H | H | L | L | 1 |
| 29 | H | H | H | L | H | L |
| 30 | H | H | H | H | L | 1 |
| 31 | H | H | H | H | H | L |
| ALL | X | X | X | X | X | H |

(B) Word Select table.

Fig. 9-8. A 256-bit Read-Only memory.
the area to see if their altitude field is 1101. Any plane having the altitude of interest is displayed on the crt. All other plane images are blanked out.

A content addressable memory allows a simultaneous search of its entire contents to see if it contains data of the desired type. TTL compatible memory device, type 93402, is a highspeed 16 -bit associate random-access memory. It is a 4 -word by 4 -bit memory circuit that generates a match signal when it contains a word having the same bit pattern as the word being applied to it. The words in the memory can also be changed and read out as required.


Fig. 9-9. Possible organization of a digital word for an aircraft monitoring system.
Memory storage elements are flip-flops; Gates 17 and 18 store bit 1 of word 1 . In the quiescent state, all inputs are high; memory output bits $\overline{\mathrm{O}}_{0}$ are high; and match signals M are high (except for match signal $\bar{M}_{0}$ ). With address bit $\overline{\mathrm{A}}_{0}$ high, Gate 14 is low and Gate 19 is low, regardless of the state of Gates 17 and 18. Therefore, output $\bar{\delta}_{0}$ for bit 1 is high. The other bits of word 1 are obtained in a similar manner. With the address bits of the other words also high, their " 19 " gates will also be low. Thus, all outputs are high.

To read out word 1, input $\bar{A}_{0}$ is brought low. Gate 19 will now have one input high and will follow Gate 17. If Gate 17 is low, Gate 19 will be low and output $\overline{\mathrm{O}}_{0}$ will be high. If Gate 17 is high, Gate 19 will be high and output $\overline{\mathrm{O}}_{0}$ will go low. Thus, the output takes up the state of Gate 18 when word 1 is addressed. Suppose that words 1 and 2 are addressed simultaneously by bringing both $\overline{\mathrm{A}}_{0}$ and $\overline{\mathrm{A}}_{1}$ low. If both " 19 " gates stay high, the output will be low. However, if either of the " 19 " gates goes low, the output will go high. Gate 19 is actually a wired-or circuit and if any gate goes low, the common tie-point goes low. For the straight Read function, therefore, the memory is addressed one word at a time as with other memories.
A word is written into the memory by applying it to inputs $\overline{\mathrm{D}}_{0}$ through $\overline{\mathrm{D}}_{3}$, and by bringing the bit enables ( $\overline{\mathrm{E}}_{0}$ through $\bar{E}_{3}$ ), write enable ( $\overline{\mathrm{WE}}$ ), and the address bit low. With $\overline{\mathrm{WE}}=0$ and $\bar{A}_{0}=0$, Gate 15 is free to follow Gate 6, and Gate 16 is


Fig. 9-10. A 16-bit associative/content addressable memory.
free to follow Gate 7 . With $\bar{E}_{0}=0$, Gates 6 and 7 will follow $\overline{\mathrm{D}}_{0}$ or Gate 1. If $\bar{D}_{0}=0$, Gate 6 goes to a 1 ; this satisfies Gate 15 , which goes to 0 . A 0 into Gate 17 drives it to a 1 . Gate 18, with two inputs of a 1 , goes to a 0 . With $\overline{\mathrm{D}}_{0}=0$, Gate 1 is 1 and Gate 7 is a 0 ; thus, Gate 16 remains high. If $\overline{\mathrm{D}}_{0}=1$, Gate 1 goes to a 0 , Gate 7 goes to a 1 , and Gate 6 to a 0 . As a result, Gate 16 is satisfied, which puts a 0 into Gate 18 , driving it to a 1 , while Gate 17 is driven to a 0.

Searching the memory for a match is accomplished by applying the four bits to be matched at inputs $\overline{\mathrm{D}}_{0}$ through $\overline{\mathrm{D}}_{3}$ and then bringing the $\overline{\mathrm{E}}$ inputs low. First, let all $\overline{\mathrm{E}}$ inputs be high. Then Gates 20 and 21 of each bit in the memory will have one input low, and none of the " 20 " and " 21 " gates will be satisfied. As a result of this, Gate 24 will be driven high. The group of gates driving Gate 24 are connected in a wired-AND configuration. If any gate is high, it brings the common tie-point high, and Gate 24 is driven low.

|  | WRITE <br> ENABLE | BIT ENABLE INPUTS |  |  |  | DATA INPUTS |  |  |  | BIT STORED IN WORD 1 |  |  |  | MATCH OUTPUTS |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| LINE | WE | $\bar{E}_{0}$ | $\bar{E}_{1}$ |  |  | $\bar{D}_{0}$ | $\bar{D}_{1}$ | $\overline{\mathrm{D}}_{2}$ |  | B1 | B2 | B3 | 84 | $\mathrm{M}_{0}$ | $\mathrm{M}_{1}$ | $\mathrm{M}_{2}$ |  | $\bar{M}_{0}$ | $\bar{A}_{0-3}$ | $\overline{0}_{0-3}$ |
| 1 | 1 | 1 | 1 | 1 | 1 | X | X | X | $x$ | X | $\times$ | X | X | 1 | 1 | 1 | 1 | 0 | X |  |
| 2 | 1 | 0 | 1 | 1 | 1 | 0 | X | X | X | 0 | X | X | X | 1 | $?$ | $?$ | ? | 0 | $X$ |  |
| 3 | 1 | 0 | 1 | 1 | 1 | 1 | $X$ | X | X | 0 | $x$ | x | $x$ | 0 | $?$ | $?$ | ? | 1 | $X$ |  |
| 4 | 1 | 0 | 1 | 1 | 1 | 0 | $X$ | X | $X$ | 1 | X | X | $x$ | 0 | ? | $?$ | ? | 1 | $x$ |  |
| 5 | 1 | 0 | 1 | 1 | 1 | 1 | X | X | X | 1 | X | x | X | 1 | $?$ | $?$ | $?$ | 0 | $x$ |  |
| 6 | 1 | 0 | 0 | 1 | 1 | 0 | 0 | X | $X$ | 0 | 1 | $x$ | X | 0 | ? | ? | ? | 1 | $x$ |  |
| 7 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | X | X | 0 | 1 | X | $x$ | 1 | ? | ? | $?$ | 0 | $x$ |  |
| 8 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | X | $x$ | 0 | 1 | X | X | 0 | ? | ? | ? | 1 | $x$ |  |
| 9 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | X | X | 0 | 1 | $x$ | X | 0 | ? | ? | ? | 1 | $\times$ |  |

Fig. 9-11. Truth table for Fig. 9.10.
Circuit operation is indicated by the truth table (Fig. 9-11). In line 1, all the enable inputs are high and a match is indicated for all words in the memory. For this condition, the state of the $\overline{\mathrm{D}}$ inputs is irrelevant and, thus, the inputs are said to be "masked." In line 2, $\overline{\mathrm{E}}_{0}$ is brought to a 0 , which unmasks bit $\overline{\mathrm{D}}_{0}$. The bits stored in the memory for word 1 will affect output $\overline{\mathrm{O}}_{0}$. If the data bit $\overline{\mathrm{D}}_{0}$ is a 0 and the bit in storage is 0 , output $\mathrm{M}_{0}$ is driven high since bit 0 matches while bits 1,2 , and 3 are masked. If bit 1 of word 2 is also a $0, \mathrm{M}_{1}$ goes to a 1 , but if it is $1, M_{1}$ is a 0 . Similarly action occurs for words 3 and 4 . Lines 3,4 , and 5 show circuit status for $\overline{\mathrm{D}}_{0}$ and bit 1 of word 1 .

In line 6, data inputs $\overline{\mathrm{D}}_{0}$ and $\overline{\mathrm{D}}_{1}$ are both unmasked by setting $\overline{\mathrm{E}}_{0}=\overline{\mathrm{E}}_{1}=0$. No match is obtained in lines 6,8 and 9 , but it is in line 7. The other $M$ outputs will be either high or low
depending on the data stored in bits 1 and 2 for words 2, 3, and 4.

The same considerations apply as the other data inputs are unmasked. If the data in all four words is the same as the input or "descriptor" data, then four "match" signals are obtained. A priority circuit can be used to process the matching words one at a time.


Fig. 9-12. Diagram for expanding word length.
A content addressable memory (or CAM) of larger size can be formed by connecting a number of the basic devices together. As shown by Fig. 9-12, a CAM of 8 words-by- 4 bits can be formed from two memory units. The outputs are opencollector circuits and, thus, can be tied together. If a match is


Fig. 9-13. Diagram for expanding bit length.
obtained for the bits being compared, the outputs will be the wired-or function. The memory can be expanded to more words, in the same manner, by tying together the D inputs, the E inputs, and the 0 outputs.

Expansion to handle 8-bit words can be accomplished as indicated in Fig. 9-13. Match outputs are also open-collector circuits and can be tied together, giving four match signals for a 4 -word, 8-bit memory. Expansion to more words and more bits can be obtained by combining the schemes shown in Figs. 9-12 and 9-13.

CHAPTER 10

## Special Circuits

A number of special circuits have been developed to aid the use of TTL in various applications. Many of these circuits fall into the category of interface circuits, since they allow TTL to work into or from other types of electronic circuits, including digital logic families and analog or linear circuits.

## INTERFACE DRIVER

Linear IC, type 75450, is a dual peripheral driver consisting of two NAND gates and two isolated transistors (Fig. 10-1A). The transistors are rated at 300 mA continuous collector current, and the NAND gates require the usual +5 -volt supply.

The IC can be used to drive two lamps or two relays, each connected as shown in Fig. 10-1B. When the gate is low, the transistor is off and the load is connected to ground through a very high impedance. When the gate is high-which requires at least one input to be a 0 -the transistor is on and the load is connected to ground through a very low impedance. Current then flows through the load from $+V$ to ground. The diode suppresses transients when the transistor is turned off.

Two type 75450 devices can be used to drive an ac load as shown in Fig. 10-1C. To operate as an ac source, the A transistors are turned on together while the B transistors are held off. Then, the A devices are turned off and the B transistors are turned on, and so forth.

If any possibility exists that an A and a B transistor can be on simultaneously, current-limiting resistor R1 must be made


Fig. 10-1. Dual peripheral driver.
large enough to keep the transistors from burning out. If the load is inductive, the circuit must be analyzed to prevent turnoff transients from destroying the transistors.

## ONE-SHOT MULTIVIBRATOR

Sometimes one pulse must be delayed, relative to another, to prevent improper operation of a circuit. In other cases, a signal
source does not generate pulses as such, but the information obtained from the source is required in the form of pulses. Sometimes pulses need to be lengthened or shortened to be compatible with other signals. The one-shot multivibrator shown in Fig. 10-2A can be used for these functions.

Operation is straightforward. With either $\mathrm{A}_{1}$ or $\mathrm{A}_{2}$ low and $B$ high, a single positive-going pulse is generated at Q. Typically, the width of the pulse is 30 nanoseconds but can be increased to as long as 40 seconds by adding a resistive-capacitive timing circuit as shown in Fig. 10-2B.


Fig. 10-2. A one-shot multivibrator.
The value of capacitor C can vary from 10 pF to $10 \mu \mathrm{~F}$, and the value of resistor $R$ can range from 0 to 40,000 ohms. Pin 9 is connected to an internal resistor of about 2000 ohms, and this resistance is in series with the external resistor. The connection shown in Fig. 10-2C stabilizes the width of pulses generated by the one-shot multivibrator.

Fig. 10-3 shows the pulse lengths that can be obtained for various values of C and R . With $\mathrm{C}=1 \mu \mathrm{~F}$ and the total timing resistance (the sum of external $R$ and internal 2 K resistor) $=$ 10 K , the curve shows a typical pulse width of 7 milliseconds.

## LATCHES

One major use of latches is as a temporary storage of data between a data source and an indicator. If the input to an indicator (such as a 7 -segment readout tube) changes more than a few times a second, the result is an unreadable flicker. By storing the information temporarily, thus keeping the indi-
cator from changing more often than once or twice a second, useful and readable outputs are obtained (although some intermediate readings may be lost).

Fig. 10-4A shows a one-bit latch that is incorporated in a 4bit bistable latch (circuit types 5475/7475 and 5477/7477) and in an 8-bit bistable latch (circuit type 54100/74100). The


Fig. 10-3. Typical characteristics.
major differences between the ICs are the internal clock connections and the available outputs. Circuit type 5475/7475 has both $Q$ and $\bar{Q}$ outputs for each of four latches, while type 5477/ 7477 and type 54100/74100 have only $Q$ outputs.

(A) Logic diagram.

| $t_{n}$ | $t_{n+1}$ |
| :---: | :---: |
| 0 | $Q$ |
| 0 | 0 |
| 1 | 1 |

In - BIT TIME BEFORE CLOCK
NEGATIVE - GOING TRANSITION.
$t_{n}+1$ - BIt time after clock
NEGATIVE - GOING TRANSITION.
(B) Truth table.

Fig. 10-4. One-bit latch.
Whenever the clock is high, the information on the data input appears on the $\mathbf{Q}$ output and $\mathbf{Q}$ will follow the data. When the clock goes low, Q no longer follows the data but stays in its last state.

| 㘳 |  |  | 2 | 3 | 4 | 5 | 6 | 7 | Q | $\bar{Q}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 00 |  |  | 0 |  |  | 0 | 1 | Q | 0 |
| 2 | 10 | 0 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 |
| 3 | 11 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 0 |
| 4 | 01 |  |  | 0 |  |  | 0 | 0 |  |  |

Fig. 10-5. Analysis table for Fig. 10-4.

In the analysis table (Fig. 10-5), line 1 shows both the clock and data low. This causes Gates 3 and 6 to be a 0 and, thus, NOR Gates 1 and 4 will be determined by prior conditions. Line 2 shows the clock high and data low. Gate 3 is now high and this drives Gate 1 to 0 . The other gates follow as shown in the analysis table; Q goes to $0 ; \overline{\mathrm{Q}}$ goes to 1 . In line 3 , both clock and data are high. Now Gate 6 is high; this drives Gate 4 to a 0 , and the other gates are driven to the conditions shown. In line 4, the clock is 0 and data is 1 . Again, Gates 3 and 6 are low, and the circuit remains in the state it was in when the clock went low.

## Increasing TTL Speed and Device Density

Standard TTL is presently being used in many digital systems. It has been a popular form of logic for some time. However, as circuit designers became familiar with the characteristics of the family, they began to push against the normal operating limits. At the same time, TTL began advancing from single-gate packages to multiple-gate packages and then to complete functions, such as flip-flops, counters, decoders, etc.

First of all, designers wanted higher speed so they could do certain jobs faster, especially repetitive or time-consuming jobs. Other designers were building computers for use in outer space or in remote locations on earth. They wanted low-power operation so they could run the systems for a long time on batteries. And, of course, all designers would be delighted to obtain both lower power and higher speed at the same time.

In the search for an optimum density of component packaging, the first stage has become known as small-scale integration (SSI). Further steps in circuit integration have produced medium-scale integration (MSI) and large-scale integration (LSI). No hard and fast boundaries separate SSI, MSI, and LSI. Generally accepted definitions are that packages or chips with up to 10 or 12 gates represent SSI; packages containing 10 to 100 gates are MSI; packages with more than 100 gates
are LSI. Beyond LSI is something that has been called very large-scale integration (VLSI). A VLSI device would have 1000 or more gates.

## PROPAGATION TIME

What is meant by operating speed in digital systems? A typical gate in standard TTL has an average propagation delay of about 10 nanoseconds. This means that once the specified input conditions have been met, the output will change to the new state within about 10 ns . For a 2 -input NAND gate, the delay in going to a 0 output (from a 1 output) is specified as 7 ns (typical) to 15 ns (maximum) ; the delay in going to a 1 output (from a 0 output) is specified as 11 ns (typical) to 22 ns (maximum). Measuring such delays is difficult and requires accurate test fixtures, correct operating procedures, and precise definitions of waveshape rise and fall times-when is the output 0 and when is it 1 ? In practical usage, propagation delay can be translated into the maximum frequency at which a system can operate. A master-slave flip-flop in standard TTL, for example, can be toggled continuously without error as long as the clock frequency is kept below about 30 MHz . (The typical clock frequency is 35 MHz for the type $5470 / 7470$ flip-flop.) At higher frequencies the flip-flop may not respond correctly.

## HIGH-SPEED TTL

The first modification to standard type 54/74 TTL was designed to increase the operating speed. Fig. 11-1 shows the schematic of a basic nand gate in standard TTL, and Fig. 11-2 shows the schematic for high-speed TTL. High-speed TTL'uses lower values of resistance; therefore, the amount of charge storage in these elements and their associated stray capacitances is reduced. Note, also, that high-speed TTL removes the output diode and adds an extra transistor in a Darlington configuration to aid in changing the output from 0 to 1 . As a result of this change, the delay in driving the output to 0 (from a 1) becomes 6.2 ns (typical) to 10 ns (maximum). The delay in driving the output to 1 (from a 0 ) becomes 5.9 ns (typical) to 10 ns (maximum). Flip-flops made for high-speed TTL technology can be operated at toggle frequencies of 50 MHz .

One very important parameter-operating voltage-was kept constant at 5 -volts dc. Thus, standard and high-speed TTL can be used in the same system without adding special power


Fig. 11-1. Standard TTL NAND gate.

(A) Regular gate.

(B) Open-collector gate.

Fig. 11-2. High-speed TTL NAND gate.
supplies. In all succeeding families of type $54 / 74$ TTL, the operating voltage is kept at 5 volts.

Another notable change incorporated into high-speed TTL (in the type $54 / 74$ family, it is called type $54 \mathrm{H} / 74 \mathrm{H}$ ) is the addition of clamping diodes on the inputs. Fig. 11-3 shows
how these diodes prevent the input lines from overshooting, which, if not suppressed, can lead to false operation. Overshooting and related transient effects become more severe as operating speed increases. The input diodes were found to be so advantageous in type $54 \mathrm{H} / 74 \mathrm{H}$ circuits that they have been retrofitted to standard TTL, even though they may not be shown on some drawings. Their inclusion in standard TTL costs practically nothing (other than a change in the masking), and the reduction of coupling problems aids system design.

High-speed TTL has been made available primarily in a number of gating circuits and some assorted flip-flops. Unless the extra speed is actually needed in a circuit, standard TTL is normally used.


Fig. 11-3. Effect of input clamping diodes.
One of the major prices paid for high-speed TTL is higher power consumption by each gate. In normal operation, standard TTL has an average standby power dissipation of 10 mW per gate. On the other hand, high-speed TTL has a standby power dissipation of 22 mW per gate-more than twice as much. Not only does the higher power requirement place more of a burden on the power supply, it also means that each IC package will give off more heat (assuming an equal number of gates in each package). Thus, the cooling system requires extra attention, and special fans or heat sinks may be needed.

Because type $54 \mathrm{H} / 74 \mathrm{H}$ TTL has lower impedances than standard $54 / 74$ TTL, it uses more input and more output current. Gates in type $54 \mathrm{H} / 74 \mathrm{H}$ circuits can usually drive or fan out to 9 other H gates. Also, one H gate can drive 20 standard gates. Gates in standard type $54 / 74$ circuits can also drive H gates, but the fan-out from standard to H gates is 1 , rather than the usual 10 .

## LOW-POWER TTL

Since lower circuit impedances in H-type TTL caused power consumption to go up, wouldn't higher circuit impedances cause the power consumption to go down? The answer is yes, and low-power TTL or LPTTL (type 54L/74L) is the result of this idea. The circuit for a basic gate is shown in Fig. 11-4. Again, the operating voltage is kept at 5 volts.

LPTTL has characteristics similar to standard and highspeed TTL, but it pays for its low power consumption in operating speed. Power consumption is down to 1 mW per gate, but propagation delay is up to 33 ns per gate. As a result, the flipflop toggle frequency is 3 MHz (typical).


Fig. 11-4. Low-power TTL NAND gate.

## ACTIVE BYPASS TTL

The next modification to come along was the use of an active network in the base drive of the bottom output transistor (Fig. 11-5A). The effect of the network is shown in Fig. 11-5B. During an output transition from 1 to 0 or from 0 to 1 , the output voltage in standard TTL (also high-speed and low-power TTL) will move along the lower curve as shown. With the active bypass network instead of a simple resistor, the upper curve is traced. This means the actual transition periods from low to high and from high to low are decreased, and the result is a slight increase in speed.

The active bypass, as it is called, is used by Motorola in its MC3100/3000 series of devices (also called MTTL III). The impedances used in the basic gate are very close to those in high-speed gates (type H). Power consumption is rated the
same for both- 22 mW per gate-except that the improved transfer characteristic results in less current-spiking during transitions and, thus, the overall power consumption is lower. Gate delay is improved slightly over the H-type gate.


Fig. I1-5. Typical Moforola MTTL III circuit.

## SCHOTTKY-CLAMPED TTL

Until the development of Schottky-clamped TTL, all TTL families operated on the principle of saturated logic. That is, transistors were generally overdriven so that their impedance

(A) Transistor plus a diode.

(B) Equivalent symbol.

Fig. 11-6. Schottky-barrier diode-clamped transistor.
was as low as possible when they were on and as high as possible when they were off. Because of being overdriven, the circuits required a little extra time to change from one state to the other. A major advantage of this type operation is that it keeps the noise margin high. If the drive is reduced, so that a transistor is turned on but not thoroughly saturated, the noise immunity is also reduced.

Schottky-clamped TTL uses a recently developed component called a Schottky-barrier diode to keep transistors in TTL from saturating. The basic circuit device is an ordinary transistor with a Schottky-barrier diode connected from base to collector as shown in Fig. 11-6A. When base drive is applied to this circuit, the transistor is driven almost into saturation. At this point, the diode, which has a lower forward voltage drop than the base-collector junction of the npn transistor, takes over and diverts excess current away from the junction. The diode itself has practically no storage capacity. When base drive is removed, the transistor can follow immediately without first having to dissipate a stored charge. Thus, the switch-


Fig. 11-7. Schottky-clamped TTL gate.
ing characteristic of the combination is significantly better than it is when just a transistor is driven into saturation. The symbol in Fig. 11-6B is used to represent the combination of diode and transistor.

Fig. 11-7 shows a Schottky-clamped TTL gate. In addition to clamped transistors, the circuit uses a Darlington-connected output circuit for the upper part of the totem pole output and the active bypass network for the lower part. The input clamping diodes are also Schottky-barrier type to reduce storage effects. Thus, every change that anybody has been able to think of has been thrown in to increase speed.


Fig. 11-8. Low-power Schottky TTL gate with totem pole output.
The result is a basic gate with a propagation delay of 3 ns . Power consumption is slightly less than the 22 mW -per-gate of high-speed TTL, but the speed is much higher. The family is called type $54 \mathrm{~S} / 74 \mathrm{~S}$ circuits. Flip-flops of this family toggle reliably at 100 MHz .

## LOW-POWER SCHOTTKY TTL

Because Schottky-clamped TTL is so fast, it becomes possible to trade off some of its speed and obtain a savings in power consumption. The result is low-power Schottky TTL, which has only $2-\mathrm{mW}$ dissipation per gate and a propagation delay of

10 ns . The basic circuit for low-power Schottky TTL (or type 54LS/74LS) is shown in Fig. 11-8 for totem pole output and in Fig. 11-9 for open-collector output.

Low power is obtained by raising the impedances of the circuit elements. The input resistor has been increased to 25 K from its nominal 1.6 K in a standard TTL gate. Note also that the multiemitter input transistor (a common characteristic of TTL) has been replaced by Schottky-barrier diodes. Since


Fig. 11.9. Low-power Schottky TTL gate with open-collector output.
the diodes have so little storage, little speed, if any, is lost by this change. The input circuit, however, is similar to the input circuit for Diode Transistor Logic (DTL).

## TRI-STATE LOGIC

One of the characteristics of TTL is that the output is either high or grounded. Thus, the outputs cannot be connected together, except in the open-collector configuration. But in a data transmission system, in which a single pair of wires is used to carry data back and forth between many different stations, some way of allowing many gates to feed the same circuit is needed. To solve this problem, National Semiconductor Corporation developed what is called Tri-State Logic.

Tri-State Logic, shown in Fig. 11-10, uses extra transistors to control the output circuit. Whenever the control transistor is turned on, it turns both output transistors off. As a result, the output of a Tri-State gate has three states: low voltage, or 0 ; high voitage, or 1 ; and high impedance, or OFF. In the first two states, 0 and 1 , the gate can feed data into the common line. In the third state, one of the other gates on the line can feed data into the line. The turned-off gate will not be affected. Thus, Tri-State Logic allows multistation operation, as long as two outputs are not allowed to talk at the same time. The

Tri-State mode of operation has been applied to certain types of gates and devices in all TTL families.

## TTL TRENDS

TTL circuits being produced today are primarily in the SSI and MSI class. A great many new functions, especially in MSI, are likely to appear in the next few years. The natural evolution of TTL would seem to be toward complete systems on a single chip, with everything-all the electronics-in one tiny

(A) Gate schematic.

(B) Gate symbol.

| $G$ | $A$ | $B$ | $Y$ |
| :---: | :---: | :---: | :---: |
| 1 | $X$ | $X$ | HI |
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 0 |

(C) Truth table.

Fig. 11-10. Tri-State logic gate.
package. But a number of factors are working at cross purposes to this development, including power consumption, package limitations, and alternative technologies.

When you put 100 standard TTL gates in one package, you have a device with an average power consumption of 1000 mW ( 1 watt). But, the semiconductor chip itself is only a small part of a small package, and the local heating can be severe.

One limit to the number of gates that can be integrated on one chip is determined by how much power they dissipate and how fast this power-heat-can be conducted away and dumped to the outside world. If the heat is not removed fast enough, the temperature can rise high enough to impair circuit operation and destroy the chip. Cooling effectiveness can be increased by using heat sinks, fans, and even liquid cooling. Heat generation, on the other hand, can be reduced by using LPTTL circuit concepts of higher impedances and by simplifying internal circuits as much as possible. However, reducing power consumption usually slows things down, which is acceptable in some applications but not in others. To summarize, the power consumption problem may limit the use of TTL to MSI complexity only and may keep it from going very far into LSI. That still, of course, leaves a tremendous field of application.

A second limitation relates to the number of connections the chip can make to the outside world. Two factors are at work here. First, a connection to the outside world requires that a relatively large pad must be metallized on the chip so that a wire can be bonded to the circuit. Space on the chip is at a premium. If you install too many connection pads, you won't have any room left to install transistors and resistors. The second factor relates to the number of pins that can be brought out of a given size package. The more complex a chip is, the more external connections it is likely to require. Dual-in-line packages (called DIP packages), with pins designed to plug into a socket, are available with 14 pins, 16 pins, and so on, up to about 42 pins. As you increase the number of pins, you increase the difficulty of inserting and removing the package from a socket, and you increase the danger of breaking a pin off. You also decrease the reliability of the system because of the increased possibility of a poor connection between the pins and the socket connections.

If a system has only a few inputs and outputs, it can be very complex internally and still fit into a package with a limited number of pins. If the system has many inputs and outputs, the requirement for many interface connections may dictate the use of less complex chips than would normally be used.

The future of TTL will also be influenced by the development of alternative technologies. The most important alternative is Metal-Oxide Semiconductors (MOS). A large variety of MOS devices have already been developed, and more are on the way. The major advantages of MOS are its low power consumption and the fact that many more transistors can be placed on a chip than in TTL technology. If LSI and VLSI devices are to

Table 11-1. Major

| TIL Type | Texas Instruments Incorporated | Fairchild Semiconductor | Motorola Semiconductor Products, Ins. |
| :---: | :---: | :---: | :---: |
| Standard | Series 54/74 | 9000 Series <br> 9N00/5400 Series <br> 9NOO/7400 Series <br> 9300 Series <br> 9600 Series <br> 93400 | MTTL <br> (MC500/400 Series) <br> (MC5400/7400 Series) <br> (MC9300/8300 Series) <br> (MC9600/8600 Series) <br> MTTL I <br> (MC500/400 Series) <br> (MC4300/4000 Series) <br> (MC5400/7400 Series) |
| Low-Power | Series 54L/74L | 9100 Series <br> 93L00 Series | ' |
| High-Speed | Series $54 \mathrm{H} / 74 \mathrm{H}$ | 9H00/54H00 Series 9H00/74HOO Series | MTTL II <br> (MC2100/2000 Series) <br> (MC4300/4000 Series) <br> MTTL III <br> (MC3100/3000 Series) |
| Schottky | Series 54S/74S | $\begin{aligned} & 9500 / 54500 \text { Series } \\ & 9500 / 74500 \text { Series } \\ & 93500 \text { Series } \end{aligned}$ |  |
| Low-Power Schottky | Series 54LS/74LS |  |  |

become popular, it may be that only MOS will be used in these areas. The package problem with respect to the number of pins remains, however. Thus, circuit configurations, such as regular arrays of memory cells, that minimize the problem are favored. Early types of MOS were much slower than TTL, and they could not compete effectively where speed was important. Recently developed MOS families are as fast as certain types of TTL. Therefore, much greater use of MOS can be expected.

ECL families, mentioned previously, are still the fastest form of digital logic, and they are being used where the ultimate in speed is necessary. Speed is especially important in large systems where data should be handled as rapidly as possible to obtain maximum use of all circuits. Circuits that have been paid for, but which are seldom used because of a transportation bottleneck somewhere in the system, are very expensive. A circuit that can do a job in 100 ns is obviously working far below maximum efficiency when it is only used once an hour. When there are 10,000 such circuits in a system, the need for data handling speed becomes apparent.

TTL Families

| National Semiconductor | Sprague Electric Company | Raytheon Company | Signetics Corporation |
| :---: | :---: | :---: | :---: |
| DM5400 <br> DM7400 <br> DM8000 <br> DM8200 <br> DM8500 | Series US5400/ USS9600 Series US7400/ USN9600 Series US5400/ US7400 | RAY I <br> RAY II | $\begin{aligned} & \text { 54/74XX } \\ & \quad \text { Series } \\ & 8200 \text { Series } \\ & 8 T \end{aligned}$ |
| Series DM54LXX/ DM74LXX <br> Low Power/883 |  |  |  |
|  | Series <br> US54H0O <br> Series US74H00 | RAY III | S54H <br> N74H |
|  |  |  | $\begin{aligned} & \text { S54S/N74S } \\ & \text { 82S } \end{aligned}$ |
|  |  |  |  |

System designers look first for a technology that will be able to perform the desired task properly and reliably. If two suitable technologies are found, then the designer will normally choose the least expensive way, if everything else is equal. In real life, of course, "everything else" is never exactly equal. One method will be more reliable than the other, or weigh less, or be more easily maintained, etc. Economy, nevertheless, is a vitally important consideration. TTL today is a very economical technology. For this reason alone, TTL will continue to see wide and growing use. Added to this is the availability of a great and growing variety of complex circuits and the increasing familiarity of designers with TTL systems. All these factors mean that TTL will be used in more and more systems.

## FAMILIES OF TTL

This book has dealt primarily with the type $54 / 74$ family of TTL, because this family is the largest and best known. It is manufactured by most of the leading semiconductor manu-
facturers. Quite a few other TTL families have been developed, of course, since each manufacturer would like to have his own special family.

All TTL families have characteristics similar to type 54/ 74. Sometimes, devices in one or more of the other families can be interchanged directly with type $54 / 74$ devices. In other cases, the devices may perform exactly the same function, but the pin arrangements are different. In addition, some functions are not available in type $54 / 74$ but are available in one or more of the other families. The total number of TTL devices in all families is very large and is growing all the time; thus, a complete listing is not possible here. However, the major families are listed in Table 11-1. Some of the families have only a few devices, while others have hundreds of different circuits.

Even though the table may not show it, many of the families are available from more than one manufacturer. In addition, a number of overseas manufacturers make TTL devices in still other familiss, some of which are interchangeable with devices from U.S. manufacturers. U.S. manufacturers publish crossreference guides to their own products, and D.A.T.A. ( 32 Lincoln Avenue, Orange, N.J. 07050) publishes guides containing reference data and cross-references to TTL on a world-wide basis.

CHAPTER 12

## TTL Applications

This chapter discusses only two of the many applications of TTL logic. The basic circuit for the Up/Down Counting system was developed by Fairchild Semiconductor. The basic circuit for the Data Transmission system was developed by Texas Instruments Incorporated.

## UP/DOWN COUNTING SYSTEM

Counting up or down (depending on the direction in which a part is moving) is very useful in solving some industrial and scientific problems. Fig. 12-1 shows an up/down counting system that uses a light source and photo transistors as signal inputs. An object moving from photo transistor Q2 to photo transistor Q1 causes the count shown by the display tubes to increase by 1 ; an object moving in the opposite direction causes the count to decrease by 1 .

The only significant restriction on the system is that the objects being counted must be large enough to cover both photo transistors at the same time. Up-count information is derived from the fact that an object entering the detection area, first interrupts the light input to transistor Q2, then to both transistors Q2 and Q1, then to transistor Q1 only, and finally, to neither. Down-count information is derived from the reverse sequence.

When no object is present, transistors Q1 and Q2 are on. This allows current to flow through resistors R1 and R2 to ground, turning transistors Q3 and Q4 on. Therefore, Gates


Fig. 12-1. An up/down counting system.
G1 and G2 have low inputs and high outputs; thus point B is high and point A is low. Point A thus holds the outputs of Gates G7 and G8 high.

Gates G4, G5 and G6, in combination with the capacitor C1, form a free-running clock that operates at about 10 MHz . When Gate G4 goes low, it discharges the capacitor and drives Gate G5 high and Gate G6 low. When Gate G6 is low, it drives G4 high. But when Gate G4 goes high, it must first charge up capacitor C1 before the voltage at the input of Gate G5 rises
sufficiently to switch the gate low. Thus, the circuit operates as a relaxation oscillator to provide clock pulses to the two flipflops.

The flip-flops form a 2-bit shift register. As long as point B is high, the first flip-flop holds a $1\left(Q_{0}=1\right)$, which in turn puts a 1 into the second flip-flop. Gates G7 and G8 are held high by $\mathrm{Q}_{0}=\mathrm{Q}_{1}=0$.

Let an object enter the detection area in the count-up direction. Transistor Q2 is covered first, which removes most of the drive current to transistor Q4 and turns it off. This puts a high at the input of Gate 2 and a low at point B . The next clock pulse, after point $B$ goes low, puts a 0 into the first flip-flop; the next clock pulse puts a 0 into the second flip-flop. At this point, Gates G7 and G8 each have two 0 s and a 1 as inputs and, therefore, are high.

The object moves further to cover transistor Q1 while transistor Q2 is still covered. This drives point A high. Gates G7 and G8 now have two 1 s and one 0 as inputs.

The object next uncovers transistor Q2, which causes point $B$ to go high, and the next clock pulse puts a 1 into the first flip-flop. At this point, Gate G7 has all 1 s as inputs and goes to 0 , while Gate G8 has two 1s and a 0 . The negative transition on the Count-Up input to the counter causes the device to advance one count. On the next clock pulse, Gate G7 is again disabled by transistor Q1 $=0$. As the object advances further, it clears transistor Q1, and point A again goes low.

When an object enters from the opposite direction, point A goes high first. As transistor Q2 is covered, point B goes low, which allows a 0 to enter the flip-flop. This condition of 0 in flip-flop 1 and 1 in flip-flop 2 opens Gate G8 for one clock pulse, which causes the counter to make a down count.

Only two decades of counting are shown but more can be added. The system can be modified to generate a signal when a preset count is reached.

## DATA TRANSMISSION SYSTEM

One of the major advantages of digital systems is that they can handle information without being degraded by noise. This characteristic allows data to be transmitted long distances through noisy channels without loss of information. However, digital signals are not immune to noise; if sufficient interference occurs, they can be completely lost, just like an analog signal. But, as long as the signal-to-noise ratio is kept above a minimum, the signal can be transmitted without error.


Fig. 12-2 shows a straightforward transmission system for digital data. The data is available at the transmitting end of the communications link in the form of 16 -bit, parallel words. To keep the cost of wiring between transmitter and receiver low, the data is to be sent serially over one pair of twisted wires. To keep the electronic encoding and decoding system uncomplicated, a second pair of twisted wires is used to synchronize the operation of transmitter and receiver. For relatively short transmission links (as in a factory between a production line and a central computer), the separation of data channel from control channel is practical and economical. In longer links and in more complex systems, control and data can be transmitted over the same pair of wires-or radio channel, etc.

The 16 -bit word is applied to the 16 -parallel inputs of the data selector/multiplexer, type SN74150 (Fig. 12-2). With the Strobe input 0 (grounded, as shown), the multiplexer will deliver the input bits to the outputs, one at a time, under control of the address or select inputs A, B, C, and D. The address bits are obtained from a binary counter, circuit type SN7493. The counter is connected to run as a 0 to 16 -bit counter. Thus, as it passes through its count sequence, it will generate the required 16 address codes for the SN74150 multiplexer.

The clock signal is obtained from an oscillator. Assuming the clock is a positive-going signal, an inverter is required at the input of the binary counter, since it operates on the negative edge of the clock pulse.

The clock signal is also fed over a second pair of transmission lines to an identical inverter at the input to a 16 -bit binary counter at the receiver. The data coming out of the multiplexer appears in inverted form; therefore, an inverter is used to restore the data to its true form. It is then sent over the line to the receiver.

At the receiver, a 4-line-to-16-line decoder/demultiplexer (circuit type SN74154) acts to sort out the stream of serial bits and reconstruct the original transmitted word. When Data and Enable inputs are both low (Fig. 12-3), the SN74154 demultiplexer causes the addressed output to go low. Thus, when the address is 0000 , output 0 is addressed. It will follow the Data input, going low if Data is low; otherwise, output 0 stays high.

Assume first that the two addressing circuits start out from 0000 together and stay in step throughout the operation of the system. This can be assured by resetting the counters to 0000 before every transmission. With the counters in step, both the


Fig. 12-3. Decoder/demultiplexer logic diagram ('ype SN74154).
multiplexer and the demultiplexer will always be addressing the same bit. The time delay over the transmission path is assumed to be close to zero and, therefore, negligible. The sequence of operation can be deduced from the waveforms of Fig. 12-5. As each bit ( $\mathrm{E}_{0}$ through $\mathrm{E}_{15}$ ) of the word to be transmitted is addressed, it appears at the input of the demultiplexer. When the clock goes low, the bit appears at the output of the demultiplexer. Note that, if the bit is a 1 , no change occurs in the output of the demultiplexer, since its normal or quiescent output is a 1 . If the bit is a 0 , the addressed output goes low, and all other bits are high.

| INPUTS |  |  |  |  |  | OUTPUTS |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | ATA | D | C | B | A | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 1 |
| 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 | 1 |
| 0 | 0 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 0 |
| 0 | 1 | $x$ | X | X | $X$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 0 | $x$ | $x$ | $x$ | $x$ | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| 1 | 1 | $x$ | X | X | X | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

Fig. 12-4. Truth table for Fig. 12-3.
If the received data can be used in this format, no further processing is required. But if the word is to be "captured," each individual bit must be stored until the complete word is received. This can be accomplished with the latch circuits (Fig. 12-2). Before a word is transmitted, the latches are all set to 1 by driving the Clear line to 0 . Then, as the word is received, any bit that is a 1 does not affect its associated latch, but any bit that is a 0 drives its latch to 0 . Thus, the word is captured.


Fig. 12-5. Waveforms for Fig. 12-3.
The data transmission system described above can be modified and elaborated in many ways. Two-way transmission may be necessary; multistation operation with point-to-point dialup may be needed, etc. Digital techniques can be applied in each case. If the transmission lines are too noisy, line drivers and receivers can be used to reduce errors.

## APPENDIX A

## Digital Logic Conventions

The basic symbols used in digital electronics are relatively few in number, but they must be interpreted rigidly. A gate may perform one function for positive logic and a different, but equally valid, function for negative logic. So watch out.

For the symbols shown, let a 1 be a positive voltage of about 3.5 volts, and let a 0 be zero volts. In positive logic, a signal is called "True" when it is a 1 and "False" when it is a 0 . We are primarily interested in true statements, not false statements, because a true statement means that a certain set of specified conditions have been met. A false statement means only that the conditions have not been met, which is often useful but is not very precise.

The and function is shown by the open D symbol (Fig. A1A). When inputs A AND B are true-that is, 1 -then the output is true, or a 1 . If either input $A$ or input $B$ is not 1 , then output $Q$ is 0 , or false, which means the AND function has not been satisfied. But output Q being a 0 does not tell us whether A or B is a 0 or if both are 0 . The truth table lists all possible combinations of inputs and the resulting output for each con-


Fig. A.1. Basic logic gates and their truth tables.


| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |



| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 1 |



| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

Fig. A-2. Basic NAND gate and four variations, with their truth tables.
dition. Only two inputs are shown, but the same logic applies for more inputs: all must be a 1 for output $Q$ to be a 1 .

The symbol for an OR gate is similar to that for an AND gate, except the input line is curved (Fig. A-1B). Again, the truth table spells out all the states of the circuit.

The NAND symbol is an AND gate with an open circle on the output to indicate negation. Output $\mathbf{Q}$ is a 0 when inputs $A$ and B are both high. Fig. A-2 shows a basic gate and four variations.

A NOR gate is a negated or inverted or gate. The symbol has an open circle on its output. The basic gate and four variations are shown in Fig. A-3.


| $\mathbf{A}$ | $\mathbf{B}$ | $\mathbf{Q}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |





| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |



| $A$ | $B$ | Q |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |



| $A$ | $B$ | $\mathbf{Q}$ |
| :--- | :--- | :--- |
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

Fig. A-3. Basic NOR gate and four variations, with their truth tables.

or


(A) Amplifier gate.


OR

(B) Inverter gate.



| $A$ | $B$ | $Q$ |
| :--- | :--- | :--- |
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

(C) Exclusive-OR gate.

| $A$ | $Q$ |
| :--- | :--- |
| 0 | 1 |
| 1 | 0 |



Fig. A-4. Other logic gates and their truth tables.
Sometimes gates have inverters on one or more inputs and/ or outputs. The effect of these inverters is to make a 0 a true input or to show that the output goes low when the gate is satisfied. Fig. A-4 shows the symbols and truth tables for amplifiers (a triangle), inverters (triangle with open circle on input or output), an exclusive-OR gate, an exclusive-NOR gate, and a wired-or configuration.

## APPENDIX B

## Numbering Systems

The decimal system of numbering, counting, and performing mathematical operations is the best-known number system. Thus, it usually serves as a reference for other systems. The decimal system up to number 33 is shown in column 1 of Table B-1 (pages 162 and 163). The equivalents in natural binary are shown in column 3. Thus, decimal 4 represents the same quantity of things as binary 000100 .

Column 4 shows the excess- 3 binary number code. The system throws away the first 3 counts of natural binary and starts at binary 000011 , which is actually the fourth count in straight binary. Thus, 000011 in Excess- 3 binary is the equivalent of decimal 0 .

Column 5 shows the " 2 -out-of-5" numbering code. This code uses 5 bits but uses only those combinations which have two 1 s and three 0s. This code is useful in certain types of mathematical operations.

Column 6 shows binary coded decimal. Each digit requires 4 bits. Thus, 0111 is the equivalent of decimal 7, and 1000 is the equivalent of 8 . To write a two-decimal-digit number requires two binary-coded-decimal groups of 4 bits each. Thus, number 12 is written as 0001 followed by 0010 , which is the equivalent of 1 and 2 respectively.

The octal system, Column 7, uses only 3 bits; therefore, it can represent only 8 levels- 0 through 7 . The next quantity after 7 is 8 , which is written as 001 followed by 000 . This is written in the octal (base 8) system as 10 and is the equivalent in decimal of 8 . The octal system fully utilizes its 3 -bit
identification scheme, whereas the binary-coded decimal system uses only 10 different codes of the 16 possible with a 4 -bit word.

To take full advantage of the 4 -bit code, the hexadecimal numbering system (Column 2) was developed. Since only 10 different numerals are available, the letters A, B, C, D, E, and F have been used to give single character representation for 16 different levels or quantities. At level 16, two hexadecimal characters are required. Number 16 is written as 10 , while 1 F is the equivalent of decimal 31.

Table B-1. Numbering Systems


$0-0-0-0-0-0-0-0-0-$
$00-100-0-0-0-0-0-00$ 0000 － 0 － 0000 － 00 － 00

00000000 －－－－－－ 00 －－－－－－－－－－－－－－ 0 0000000000000000 －

0－0－0－0－0－0－0－0－0－
－ 0000 0－100－10000－1
－ 000000 － $00-000000$
$00-100000000$－ 00000
－－－ 0000000000 －-1
○○○○ーー－
000000000000000000 000000000000000000

[^0]


## APPENDIX C

## TTL Power Supply

A simple 5.1-volt power supply can be constructed as shown in Fig. C-1. The 5.1 voltage level, which is close enough to the nominal 5.0 volts of TTL devices, will be maintained for load currents up to about 90 mA (enough to operate several flipflops). At higher load currents, the output voltage will be determined by the voltage drop across resistor $R$, since the zener diode will stop conducting as the output voltage falls below 5.1 volts.

When the load current is 0 , the current through the zener diode will be about 90 mA , causing a power dissipation in the diode of about 0.45 watts. Since the diode is rated for 1 -watt dissipation, resistor R can be reduced to about 5 ohms. This will allow a larger load current to be drawn.

The drain on the battery can be reduced by increasing the resistance of $R$.


Fig. C.1. Schematic of $\mathbf{5}$-volt power supply for TTL circuits.

## APPENDIX D

## Guidelines for System Design ${ }^{\circ}$

The following represent rule-of-thumb answers to questions regarding the use of THL circuits. These should not be adhered to on an absolute basis; rather, they should be treated as guidelines.

| General <br> Power supply | Maintain ripple $\leq 5 \%$. <br> Maintain regulation $\leq 5 \%$. <br> Rf bypass supply primary. |
| :--- | :--- |
| Decoupling | Decouple every 5 to 10 packages with rf capacitors of <br> 0.01 to $0.1 ~$ FF. |$|$| A ground plane is desirable, especially when the pc |
| :--- |
| board contains a large number of packages. |
| If no ground plane is used, incorparate ground bus |
| around pc board periphery where possible. |
| Make ground bus as wide as possible. Always return |
| both ends of long ground bus to common point (system |
| ground). |


| Increasing gate/buffer fan-out. | Parallel gates/buffers of same package. |
| :---: | :---: |
| Expanders. | Place expanders as close as possible to the gate being expanded and avoid capacitive loading of the expander nodes if switching speed is to be maintained. |
| Flip-Flops <br> Preset and clear pulses. | If clock pulse is present, maintain preset or clear pulse until clock pulse goes low. |
| Clock pulse. | Rise and fall times should be less than 150 ns to im prove noise immunity. |
| Input data. | In general, input data of master-slave J-K flip-flops should not be changed while the clock pulse is high. Consult data sheet for possible exceptions. |
| Line Driving and Receiving Single-wire interconnections. | May be used up to approximately $10^{\prime \prime}$ without particular precaution. A ground plane is always desirable. <br> If longer than $10^{\prime \prime}$, ground plane is mandatory with wire routed as close to it as possible. <br> Use twisted pair or coax lengths exceeding $\mathbf{2 0 "}^{\prime \prime}$. |
| Coaxial and twisted pair cables. | Design around approximately 100 ohms characteristic impedance. Higher impedances increase crosstalk while lower impedances are difficult to drive. <br> a. coaxial cable of 93 ohms impedance (such as Microdot 293-3913) is recommended; <br> b. for twisted pair, Nos. 26 or 28 wire with thin insulation twisted about 30 turns/foot work well. |
| Transmission-line ground. | Ensure that transmission-line ground returns are carried through at both transmitting and receiving ends. |
| Resistive pull-up. | Use 500 to 1000 ohms resistive pull-up at receiving end of long cables for added noise margin and more rapid rise times. |
| Line termination. | Reverse terminate with 27 to 47 ohms at driving end in series with the line to prevent negative overshoot. |
| Gates as line drivers. | Drive into only one transmission-line terminated with one gate input. <br> Adverse effects from multiple loads include: <br> a. erroneous signals due to line reflections; <br> b. long delay times; <br> c. excessive driver loading. |
| Gates as line receivers. | Use only one gate input to terminate line. Follow unused input rules for receiver gates. |
| Flip-flops as line drivers. | Generally unsatisfactory due to the possibility of collector commutation from reflected signals. |
| Decoupling. | Always decouple driving/receiving devices in addition to normal decoupling. <br> Use $0.1 \mu \mathrm{Frf}$ capacitors located at Vcc and ground pins. |

*Courtesy Texas Instruments Incorporated

## APPENDIX E

## Glossary


#### Abstract

\section*{A}

Analog-to-Digital Converter-A device for converting a voltage level that is the measure of some physical condition into a digital word. (An 8-bit ADC generates an 8 -bit word; a 12-bit ADC generates a 12 -bit word. The encoding is more precise as more bits are used.)

Asynchronous-Clearing a circuit to all zeros or presetting to some condition independently of the clock.


## B

Bit-A bit is one character of a digital word. It can be either a 1 or a 0 . The position of the bit in the word usually determines its significance. The first bit is often a sign bit, with 0 representing a plus sign and a 1 representing a minus sign.
Blanking Input-A control input for decoding circuits.
Boolean Equation-Mathematical expression of logic relationships. The Boolean equation $\mathrm{F}=\mathrm{A} \cdot \mathrm{B}$ means function " F " is true when " $A$ " is true AND " $B$ " is true. (Thus, $F$ will be a 1 if both $A$ and $B=1$; for all other combinations of values for $A$ and $\mathrm{B}, \mathrm{F}$ will be a 0 .)

Buffer-A device which has sufficient fan-out to drive all the internal gates while presenting only a unit load (or less) to the driving source. Sometimes, one or more of the inputs-for
example, the clock signal of a shift register or counter-is required to drive a number of gates. To prevent these multiple tasks from putting too large a load on the driving source, the input signal is fed to a buffer stage-often an inverter.
Byte—A byte is a group of bits (usually 8 bits).

## C

Clear-A circuit is said to be cleared when it is set to all 0s.
Clear Input-The Clear Input generates the Clear function.
Clock-Also called Clock Pulse and Clock Signal. It can be derived from a crystal oscillator, a multivibrator, or other type of oscillator. Most digital systems use a clock pulse as a pacing signal. When the clock goes high, the gates and other elements respond as the circuit requires. When the clock goes low, the gates may go to a new state. On the next high clock pulse, the gates respond again, going to a new state if required. The clock signal must repeat often enough to allow the system to complete its task in a reasonable time, but it must not occur so fast that circuits cannot respond properly before the next transition occurs.

## D

Digital-to-Analog Converter-A device for converting a digital word into an analog voltage level.
DIP—Abbreviation for dual-in-line package, it is usually mentioned as a DIP package. Its connection pins extend down from the body of the IC package in two parallel rows.
Duty Cycle-The ratio of on-time to total cycle time is the duty cycle:

$$
\text { Duty cycle }=\frac{\text { On time }}{\text { On time }+ \text { Off time }}
$$

## E

Enable-An input which, when true, allows the circuit to function.

## F

Fan-Out-The number of additional gates one gate can drive. A typical TTL gate has a fan-out of 10 unit loads. If a gate is
required to drive more than its maximum fan-out, a buffer gate can be used as one or more of the loads to increase the fan-out.

Flatpack-An IC package. Its connection pins come straight out from the sides of the IC package, giving a flat, pancake structure.

## G

Gate-The simplest logic circuit is called a gate. Its output voltage will be high or low depending on the state of the inputs and the type of gate.

## I

IC-Abbreviation for integrated circuit. It is usually a monolithic circuit.

Inhibit-An input which, when true, prevents the circuit from functioning.

Input Buffer-See Buffer.
Input Clamping-Use of input clamping diodes to prevent ringing. They allow the input signal to go positive but act as a low-impedance short circuit when the signal goes negative; thus, they effectively clamp the input at 0 voltage or above.

Input Gating-Input gates keep a circuit from responding unless a special input condition has been satisfied. A clock, strobe, or other control signal may be used to activate the input gate.
Inverter-A gate in which the output signal is the inversion of the input signal.

## L

Least Significant Bit-The bit in a number that is the least important or having the least weight.
LSI—Abbreviation for large-scale integration. A chip containing more than 100 gates.

## M

Monolithic-In electronics, this refers to a circuit built on one chip of silicon.

Most Significant Bit-The bit in a number that is the most important or that has the most weight.

MSI-Abbreviation for medium-scale integration. A chip having from 10 to 100 gates.

Multiplexing-The process of combining the data from a number of sources into one stream of data. The reverse process of sorting out multiplexed data is called demultiplexing.

## N

Negative-Edge Gating-The circuit responds as the control signal goes from high to low.
Negative Logic-See Positive Logic.
0
Open-Collector Output-A TTL gate with only one output transistor instead of the traditional 2-transistor totem pole output.

## P

Parallel Data-All the bits in a word are available simultaneously on a parallel front.

Positive-Edge Gating - The circuit responds as the control signal goes from low to high. Thereafter, the circuit is quiescent until the clock first goes low, then high again.
Positive Logic-A positive voltage ( 2.0 to 3.6 volts in TTL) is a true signal, and a zero or negative voltage is a false signal (a not-true signal). In negative logic, the more negative of two voltages is true, and the more positive is false (not-true), even if both voltages are negative.

Preset-A procedure for loading a circuit, such as a counter, with certain data prior to going into operation. The circuit will then start from the preset condition.

Propagation Delay-The time required for a circuit to go to the state demanded by the inputs. Alternatively, the time required for a signal to travel from one point in a circuit (or signal channel) to another point.
Pull Up/Pull Down-When an open-collector output stage is in its high-impedance state, it is generating the equivalent of a
high logic level, except that it cannot supply a positive voltage to a load. By connecting a resistor between the output collector and the usual +5 -volt supply, the collector voltage is pulled up to a positive voltage when the transistor is off or in its high impedance state. When the transistor is on, the collector voltage falls to the saturation voltage of the transistor (nominally about 0.4 volt). A pull-down resistor, on the other hand, is used to pull a circuit to ground in the absence of a driving signal.

## Q

Quiescent Dissipation-The power consumed by a device when it is at rest.

## R

Reset-Setting a flip-flop to the $\mathbf{Q}=0$ state. Also applies when any circuit is placed or driven to its normal starting condition.
Ringing - When a circuit is driven from low to high or high to low, stored energy may cause the signal level to oscillate briefly between the high and low levels, much as a bell rings for a short time when it is struck.

Ripple Through-When two binary numbers are added, the two least significant bits can produce a carry bit that must be added to the next two least significant bits, which in turn may produce a carry that will affect the next two bits, etc. The correct output cannot be obtained until all the carrys have rippled through.

## 5

Serial Data-The data is available as a series of bits occurring one after the other in a single file.

Set-Placing a flip-flop in the $\mathbf{Q}=1$ state.
SSI-Abbreviation for small-scale integration. A chip containing up to about 10 or 12 gates.

Substrate-The silicon chip on which transistors and resistors are formed or deposited.

Synchronous-Running a circuit that is normally driven by a clock at a constant frequency synchronous with the clock.

Tri-State Gate-A special gating circuit that can be driven to one of three states: 0,1 , or high impedance, which is the equivalent of OFF.
Truth Table-A table showing the various combinations of input conditions and the logically possible response of a circuit.

## U

Unit Load-Each input of a standard TTL gate is called a unit load. When an input circuit requires more current than a standard unit load, it is rated at 2 or 3 unit loads. If the input circuit requires less current than a standard unit load, it may be rated as a fractional unit load. Data sheets for every TTL device in all families will show the loads they present to driving circuits. A gate should not be asked to drive more unit loads than its maximum rating.

## $v$

VLSI-Abbreviation for very large-scale integration. A chip containing more than 1000 gates.

## W

Word-A digital word is composed of a group of bits-and often a group of bytes. Digital words can be any length, but they are usually multiples of $2: 8,12,16,24,36,64$ bits, etc.

## Z

Zero Suppression-Suppressing unnecessary zeros in a number register. The zeros may lead or trail the significant figures of the number.

## Index

## A

Active bypass
network, 142
TTL, 139-140
Adders, 94-101
Address lines, 116, 118-119
Amplifiers, 159
AND gate, 157, 165
ANDed J-K flip-flop, 44-45
AND-OR-Invert gates, 16-17

## B

BCD, 53
BCD 9, 85
BCD output, 86
Binary
addition, 94
-Coded-Decimal code, 53,160
counter (s) , 78, 93
four-bit, 78-81, 86
up/down, 86-93
counting, 78,81
numbers, $50,81,95-96$
number system, 95
mathematics, 94, 101-102
Bits, parity, 108, 110
Blanking input, 58,60
Buffer
memory, high-speed, 119
transistors, 57
Buffering, 15, 44
Building blocks, 8, 9, 31

## C

CAM; see content addressable memory
Carry bit, $96,98,99$
Charge storage, 136
characteristics, 32
Circuit (s)
digital, 22, 31, 50
divide-by-five, 85
divide-by-two, 78
input, 12-13
interface, 130

Circuit (s) -cont
logic, 32
open-collector, 17-18
output, 10, 13
Series 54/74, 9
true/complement, 101-104
wired-AND, 18
wired-or, 17-18
Clamping diodes, 138
Clock
pulse, $34-35,70,166$; see also CP
rate, 14, 33
signal, 33, 51, 55
Clocked flip-flops, 32-37
Comparator, 104-106
cascaded, 106
4-bit magnitude, 104-105
Consumption, power, $14,138,139$, 142, 144-145
Content addressable memory, 123-129
Control, 51-52
circuit, 66
section, 55,58
Conversion, serial-to-parallel, 72-74
Converter, digital-to-analog, 7
serial-to-parallel, 70, 77
Count-Down operation, $78,86,90$, 92, 93
Count-Up operation, $78,86,88,92$
Counter (s), 135
binary, 93
capacity of, 81
decade, 84-86
divide-by-twelve, 81-84
four-bit binary, 78-81
Up/Down binary, 86-93
Up/Down decade, 93
Counting system, Up/Down, 149-151
CP, 34-35
Current, 22-24
collector, 130
load, 11, 164
shunting, 13-14
sinking, 11, 22-24
spike, 13-14

## D

D-type flip-flop, 37-40
Darlington configuration, 136
Data
selectors, 66-69
transmission system, 143, 149, 151-156
Decade
addition, 94
counter, 84-86
Up/Down, 93
number system, 95
Decimal, binary coded, 160
counting, 78
numbers, 50, 53-54
system, 160
Decoder(s), 135
one-of-four, 51-53
one-out-of-ten, 53-57
seven-segment, 57-61
Decoding, 50
system, 153
Delay, propagation, 142-143
Digital, 7
circuits, 22, 31, 50
electronics, 8
families, 8-9
logic, 28, 37, 146
signals, 151
systems, $8,33,50,135,136$
-to-analog converter, 7
words, 7, 8, 66, 69, 70
Diode (s) clamping, 138
Schottky-barrier, 141, 143
-transistor logic ; see DTL
DIP packages; see dual-in-line packages
Display tube, 58
Dissipation, power, 138
Divide-by-five circuit, 85
Divide-by-2 operation, 78, 82
Divide-by-6 operation, 82-84
Divide-by-twelve counters, 81-84
Driver, interface, 130
DTL, 9, 17, 99, 143
Dual-in-line packages, 145
Duty cycle, 86

## $\varepsilon$

ECL, 9, 146
Edge-triggered, 40
Eight-bit shift register, 70-72
Electronics, digital, 8
Emitter (s), 118-119
-coupled logic; see ECL
multiple, 12, 13
Encoder, priority, 111-114
Encoding, 50, 153
Error (s), 24-25, 107
-detecting, 107-108

Excess-3
code, 53-54, 55, 103, 160
Gray code, $53-54,55$
Exclusive-NOR gate, 159
Exclusive-or gate, 108, 159
Expandable gates, 19-22
Expanders, 21, 166
F
False statements, 157
Families
digital, 8-9
of TTL, 37, 147-148
Fan out, 24, 138, 166
Flip-flops, 24, 78, 92, 125, 135, 142, 164, 165, 166
anded J-K, 44-45
clocked, 32-37
D-type, 37-40
general-purpose, 37
high-speed J-K, 46-49
J-K Master-Slave, 40-44
master-slave, 70-72, 79, 136
Nor-gate, 31-32
positive edge-triggered, 49
Set-Reset, 28-31, 32, 70
slave, 48
storage, 116
Four-bit
adder, 99
binary counters, 78-81, 86
Frequency division, 78, 86
Full adders, 96-99

## G

Gated adders, 99-101
Gates, 78, 157-159, 165
AND-OR-Invert, 16-17
expandable, 19-22
NAND, $9,10-14,31,49,136$, 158, 165
NOR, $9,15,158,165$
General-purpose flip-flops, 37
Generator, parity, 108-111
Gray code, 54

## H

Half adders, 96
Hamming code, 108
Heat sinks, 138, 145
Heating, 144-145
Hexadecimal numbering system, 161
High limit line, 26
High-speed
buffer memory, 119
J-K flip-flop, 46-49
TTL, 136-138, 142
I
Impedance, series, 11
Indicator tube, 57

Input(s), 39, 58-60
address, 51-52
circuit, 12-13
combinations, 55
multiple data, 69
multiple load, 69
voltage, 25-26
Interface
circuits, 130
driver, 130-131
Inversion, 15-16
Inverter (s), 49, 52, 58, 61, 72, 98, 153, 159

J
J-K Master-Slave flip-flop, 40-44
L
Lamp test, 61-65
Large-scale integration, 135, 145
Latches, 132-134, 155
Left-shift registers, 74-77
Load currents, 11, 164
Loading rules, 22-24
Logic, 9, 10, 51-52, 157
circuits, 32
digital, 28, 37, 146
saturated, 140
Tri-State, 143-144
Low limit line, 25
Low-power
Schottky TTL, 142-143
TTL, 139, 145
LPTTL; see low-power TTL
LSI, see large-scale integration

## M

Magnetic core memories, 116
Master-slave flip-fiop, 70, 72, 79, 136
Matrix, 4-by-4, 116
Medium-scale integration, 135, 145
Memories, magnetic core, 116
semiconductor, 116
Memory, 77
circuit, 110
content addressable, 123-129
functions, 115
high-speed buffer, 119
random-access, 116-119, 125
read-only, 121-123
storage elements, 125
Metal oxide semiconductors; see MOS
MOS, 9, 145-146
MSI, see medium-scale integration
Multiemitter transistor, 143
Multiple
data input, 69
emitters, 12,13
load input, 69
Multiplexer, 110,153,155

Multiplexing, 66
Mutistation operation, 143
Multivibrator, one-shot, 131-132

## N

NAND gate, $9,10-14,31,49,136$, 158,165
Negative
edge-triggered, 48, 79
logic, 157
Nine's complements, 102
Nixie tube, 57
Noise, 14, 151
immunity, 24-27, 141
margin, 141
spikes, 26-27, 107
Nor gate, $9,15,31,108,158,165$
flip-flops, 31-32
Number
codes, 53, 160
system, 50, 160-161
binary, 95
decade, 95
hexadecimal, 161
0
Octal system, 160
One-shot multivibrator, 131-132
One-of-four decoder, 51-53
One-out-of-ten decoder, 53-57
Open-collector
circuits, 17-18, 128, 129
output, 143
transistors, 57
Operation, multistation, 143
OR gate, 158
Oscillator, relaxation, 151
Output(s), 51-52, 55, 58-60
BCD, 86
circuit, 10, 13
totem pole, 13-14, 17, 143
voltage, 11, 25-26
P
Pacing signal; see clock signal
Parallel operation, 72
Parity
bits, 108, 110
generator, 108-111
Photo transistors, 149
Positive
edge-triggered flip-flop, 49
logic, 157
Power
consumption, 14, 139, 142, 144-145
dissipation, 138
supply, 164,165
Priority encoder, 111-114
Propagation delay, 55-57, 98, 136, 142-143
Pull-up resistor, 18, 166

Pulses, string of, 7
R
Radix 2, 50
Radix 10, 50
RAM; see random-access memory
Random-access memory, 116-119, 125
Read-only memory, 121-123
Register file, 119-121
Relaxation oscillator, 151
Reset, 32, 45, 79, 82, 86-88
Resistive-capacitive timing circuit, 132
Right-shift register, 74-77
Ripple blanking, 61-65
ROM ; see read-only memory

$$
5
$$

Saturated logic, 140
Schottky
-barrier diode, 141, 143
-clamped TTL, 140-142
Selectors, data, 66-69
Semiconductor memories, 116
Serial
data, 70
operation, 72
-to-parallel
conversion, 72-74
converter, 70, 77
Series impedance, 11
Set input, 32,45
Set-Reset flip-flops, 28-31, 32, 70
Seven-segment decoders, 57-61
Shift register, 110
eight-bit, 70-72
2-bit, 151
serial-parallel, 72-74
Signals, clock, 33
digital, 151
Slave flip-flop, 48
Small-scale integration, 135
Spikes, noise, 26-27
SSI, see small-scale integration
Standard TTL, 9, 135, 136
Storage
elements, memory, 125
flip-flop, 116
Stored charge, 141
Strobe, 66, 69
System (s)
data transmission, 143, 149, 151-156
digital, 8, 33, 50, 135, 136
logic, 10
numbering, 50, 160-161
reliability, 145
Up/Down counting, 149-151

## I

$\mathrm{T}^{2} \mathrm{~L}$; see TTL

Temporary storage, 132-133
The basic gate, $10-14$
Timing circuit, resistive-capacitive, 132
Totem pole output, 13-14, 17, 142, 143
Transistor-transistor logic; see TTL
Transistors, buffer, 57
open-collector, 57
photo, 149
Tri-State logic, 143-144
True/complement circuit, 101-104
True statements, 157
TTL, 9-10, 15
active bypass, 139-140
families, $37,51,140,147-148$
flip-flops, 37-44
high-speed, 136-138, 142
low-power, 139
low-power Schottky, 142-143
Schottky-clamped, 140-142
trends, 144-146
type $54 / 74,136,137,138$
Tube, indicator, 57
display, 58
Two-bit full adder, 96-99
U
Unit load, 24, 52
Up/Down
binary counter, 86-93
counting system, 149-151
decade counter, 93
$V$
Very large-scale integration, 136, 145
VLSI, see very large-scale integration
w
Waveforms, 79, 88, 90
clock, 42-43, 48
Wired-And
configuration, 18, 127
logic, 61
Wired-or
circuits, 17-18
function, 99, 129, 159
logic, 61
Word, digital, 7, 8, 66, 69, 70

## X

X address lines, 116, 118-119
X emitters, 118-119
$Y$
Y address lines, 116, 118-119
Y emitters, 118-119

# TRFAESFTITA－ TRANEISTIG LIGIC <br> George Flynn 

This book is written to provide the reader with the background knowledge needed to understand the operation of integrated circuit devices．With a good understanding of the basic devices，it is possible to work with the logic systems that perform digital functions．

Chapter 1 discusses the digital families of which transistor－transistor logic，or TTL，is a part．It also covers the basic units－the gate，the various basic circuits，and the voltage and current requirements．The next five chapters discuss the different types of circuits used in a logic system， while Chapter 7 explains the mathematics used in TTL．Chapters 8 and 9 exarnine the devices and methods used to determine information priority and storage．Chapter 10 discusses how TTL logic can be joined to other type circuits and logic families．

The final chapters are concerned with how fast TTL logic will operate， how many individual units can be combined in a single IC package，and how basic counting and data transmission systems work．Appendices and a glossary are provided to further understanding of gates，flip－flops， counters，logic numbering，and power systems．

A design engineer or service technician，needing an understanding of the internal and external circuit construction of logic devices，will find the information in this book an invaluable aid．


## ABOUT THE AUTHOR

George Flynn has a Bachelor of Science degree in Electrical Engineering from the University of Mis－ souri，and has worked extensively in the design of automatic controi circuits and systems．

He has written articles for numerous publications． He is a contributing editor to Electronic Engineering Times and has served on the editorial staffs of elec－ tronics magazines．
a

HDWARD W．SAMS \＆C口．，iNC． THE BロBBS－MERRILL C口．，INC．


[^0]:    －0－0－0－0－0－0－0－0－0－0
     0－－－－ 0000 －－－－0000
    
    ーーーーーーーーーーーーーーロ○○○○
    0000000000000 －10 00 －
    $0-0-0-0-0-0-0-0-0-$
    
    OOOO O－$-10000-10$－ 0 － 0
    $000000000-7-\sim-\sim-100$
    －－－－－－－－－－－－－－ 0 $0000000000000000-$

