



Resistor-transistor and direct-coupled gates



Simple r.t.l.

The simplest resistor-transistor logic (r.t.l.) gate, which performs the positive logic NOR function, is shown left. A positive voltage applied to any input turns Tr_1 on, causing V_{out} to fall from V_{CC} to a value that depends on the base drive. If sufficient base drive is applied, Tr_1 saturates making $V_{out} = V_{CEsat}$, representing the logical 0 state. Positive voltages applied to the other inputs increases the degree of saturation and only change V_{out} by a small amount.

Logical 0 voltages (V_{CEsat}) are supplied to all inputs the base-emitter junction of Tr_1 will be only slightly forward biased ($V_{CEsat} \approx 0.1$ to $0.4V$) and $V_{out} \approx +V_{CC}$. For useful logic functions the gate must feed some load, causing an additional current I_L to flow in R_C and hence reducing the logical 1 value of V_{out} below V_{CC} . The gate is also a negative-logic NAND gate.



Typical r.t.l. parameters

- $+V_{CCmin}$ 20V
- $+V_{CCmax}$ 28V (4mA)
- $-V_{BB}$ 0V (with silicon transistors)
- R_B 82k Ω , R_C 30k Ω , R_C 7.5k Ω
- logical 0 level 300mV max
- logical 1 level 14V min
- Fan-in 4
- Fan-out 6
- Maximum frequency 10kHz

Improved r.t.l.

Inclusion of a base bias resistor, R_K in the middle circuit, returned to a negative supply ensures that Tr_1 is definitely turned off when all inputs are below the input logical 1 threshold and reduces the transistors turn-off time.

Speed-up capacitors can be placed in parallel with each input R_B to produce resistor-capacitor-transistor logic. However, if all inputs are at logical 1 voltages and one of them rapidly switches to the 0-state, its speed-up capacitor couples the negative-going transition to the base-emitter junction of Tr_1 which can cause the transistor to temporarily switch off. For this reason r.t.l. gates are normally only used at fairly low switching speeds.

A clamping diode D_1 , shown right, can be connected to a supply $+V_D < +V_{CC}$ to make the logical 1 output voltage less dependent on the load current, provided that the drop across R_C does not cause D_1 to become reverse-biased.

Diode-transistor gates






Fig. 1 shows a diode-transistor logic (d.t.l.) NAND gate, using discrete components, which is effectively a diode-logic AND gate followed by an inverting transistor. Resistors R_A , R_B and R_C act as a level-shifting potential divider designed to provide enough base drive to allow Tr_1 to saturate, making $V_{out} = V_{CEsat}$ (logical 0), when all input diodes conduct due to logical 1 levels being present at all inputs. If any input is at logical 0 V_{CEsat} , its associated diode conducts, causing V_1 to fall to the forward voltage of the diode. The transistor is then held in the cut-off state by the reverse bias obtained by potential division of V_{BB} between R_K and R_B and the output goes to the 1-level as its collector rises towards $+V_{CC}$. The turn-off of Tr_1 is assisted by the negative base voltage and the turn-on time may be reduced by shunting R_B with a speed-up capacitor. The fan-in is that of a diode logic gate and the fan-out depends on the current-sinking ability of Tr_1 . Preservation of logic levels may be improved by including a collector clamp diode—see card 1.

Another version of the d.t.l. NAND gate, sometimes called low-level logic, is shown in Fig. 2 where R_B and its speed-up capacitor are replaced by the input-offset diodes D_4 and D_5 , which are more suitable for monolithic integrated fabrication techniques. Only a relatively small voltage swing is required at the base of Tr_1 to switch it on or off, but in Fig. 1 a relatively large swing in V_1 is required to achieve this due to the large part of V_1 lost across R_B . The use of D_4 and D_5 in Fig. 2 leads to a much smaller required swing in V_1 to achieve the desired base voltage swing. Hence the signal levels may be lowered to reduce gate dissipation which also falls due to the removal of R_B . Other diodes may be placed in series with D_4 and D_5 to improve noise immunity. While the input diodes should have a very short reverse recovery time, the level-shifting diodes D_4 and D_5 should be slow recovery types to ensure that they do not return to their high-impedance, reverse-biased state until Tr_1 has cut off.



Direct-coupled logic

Direct-coupled-transistor logic is also referred to as direct-coupled logic and collector-coupled-transistor logic, but it is strictly incorrect to refer to it as resistor-transistor logic as is done by some manufacturers since the input resistors have no logic function. The base resistors shown left serve only to divide the current between transistors when their inputs are paralleled. The gate is a positive-logic NOR gate which uses the transistors as summing elements. The transistors also provide input-output isolation and restoration of the logic levels in each gate in a cascade. A positive voltage at any input turns on its associated transistor causing V_{out} to fall to V_{CEsat} , the logical 0 level. With all inputs at logical 0 the transistors are virtually cut off causing V_{out} to rise towards $+V$ until the transistors in the following gates turn on.

For correct operation R_C and R_B values must be chosen to ensure that driven transistors turn on when the driving gate transistors turn off. Also, when the driving gate is on the driven transistors must be off, hence the threshold value of V_{BE} must exceed V_{CEsat} . The difference between these two

Typical d.c.t.l. parameters

Parameter	normal	low-power
+V	3.6V	3.6V
R_C	640 Ω	3600 Ω
R_B	450 Ω	1500 Ω
Fan-out	5	5
Gate dissipation	12mW	2.5mW
Propagation delay	24ns	45ns
logical 1 level	1.2V	1.2V
logical 0 level	200mV	200mV
Noise margin, min ("1")	400mV	400mV
Noise margin, min ("0")	350mV	350mV

values influences the gate's noise immunity. Discrete-circuit versions allow individual trimming of the base resistors to compensate for unequal V_{BE} values. Integrated circuit versions have closely-matched V_{BE} and V_{CEsat} values due to simultaneous manufacture on the same substrate.


Fan-in capability is limited by collector leakage currents which, for several transistors off simultaneously, could cause V_{out} to fall below the level required to ensure that the following transistors are turned on. This is particularly so in low-power versions of the gate. A typical transfer characteristic is shown above.

Further reading

Dokter, F., & Steinhauer, J. Digital Electronics, chapters 4 & 5, Macmillan, 1973.

Harris, J. N. *et al* Digital Transistor Circuits, chapters 6 & 7, Wiley, 1966.

© 1973 IPC Business Press Ltd.



Elimination of the V_{BB} supply can simplify circuitry in many instances, a popular modified form of the d.t.l. NAND gate using a single supply being shown in Fig. 3. In comparison with Fig. 2, the offset diode D_4 is replaced by Tr_2 and R_D . This transistor provides amplification that allows a higher level of base drive to be fed to Tr_1 , achieving a higher fan-out capability, and also permits a reduction in the value of R_K compared with Fig. 2.

Gates used in industrial logic systems often require high noise immunity, rather than high speed and low power dissipation, as large transients can be produced in supply lines or picked up at inputs due to switching of relays, etc. Fig. 4 shows a modified form of Fig. 3 that exhibits higher noise margins largely due to D_3 being changed from a forward-biased diode to a reverse-biased diode exhibiting a zener-type characteristic when the p.d. across it reaches about 6.7V. Thus the input threshold voltage is increased by an amount equivalent to the p.d. that would occur across a further four forward-biased diodes connected in series with D_3 in Fig. 3, but is achieved by using only one such diode operating on its

Typical d.t.l. parameters

Parameter	Fig. 2	Fig. 3	Fig. 4	Fig. 5
+V _{CC}	4V	5V	15V	15V
-V _{BB}	2V	—	—	—
R_A	2k Ω	1.6k Ω	3k Ω	3k Ω
R_C	2k Ω	6k Ω	15k Ω	15k Ω
R_D	—	2.15k Ω	12k Ω	12k Ω
R_E	—	—	—	1.5k Ω
R_K	20k Ω	5k Ω	5k Ω	5k Ω
Fan-out	5	8	10	10
Gate dissipation	10mW	10mW	28mW	28mW
Propagation delay	30ns	30ns	125ns	110ns
Noise margin ("1")	0.4V min	0.4V min	5V	5V
Noise margin ("0")	0.35V min	0.35V min	5V	5V

reverse characteristic. A higher supply voltage is required in Fig. 4 but to prevent large increases in currents, and hence gate dissipation, all resistor values are also increased. Fig. 6 shows typical transfer characteristics for the circuits of Figs. 3 & 4.

Fig. 5 shows the high noise-immunity gate of Fig. 4 with an active pull-up transistor Tr_3 . When Tr_1 is off R_C supplies base drive to Tr_3 which supplies load current via R_E . With the output in the 0-state Tr_3 is off and Tr_1 sinks load current through D_6 which causes the low logic level to exceed V_{CEsat} of Tr_1 . The table shows a comparison of some typical parameters for integrated circuit versions of Figs. 2 to 5.


Further reading

Dokter, F. & Steinhauer, J. Digital Electronics, chapters 4, 5 and 6, Macmillan, 1973.

Meindl, J. D. Micropower Circuits, chapter 11, Wiley, 1969.

© 1973 IPC Business Press Ltd.

Basic t.t.l. gate



Typical parameters

Temperature range: 0 to 70°C
 +V min 4.5V, +V max 5.5V
 "0" supply current 22mA max
 "1" supply current 8mA max
 Fan out 10 t.t.l. loads
 Inputs:
 "0" level 800mV max
 "1" level 2V min
 "0" level 1.6mA max at +V max
 "1" level 40μA max with $V_{IN}=2.4V$

Outputs:

"0" level 400mV max at +V min
 "1" level 2.4V min at +V min
 "0" level 16mA
 Short-circuit output current: 18 to 55mA at +V max
 Propagation delay* from "1" to "0" 15ns max
 Propagation delay* from "0" to "1" 22ns max
 "1" noise margin 400mV min
 "0" noise margin 350mV min
 Gate dissipation 10mW
 *With output loaded by 400Ω//15pF.

Circuit description



Circuit shows the form of the basic transistor-transistor logic gate which performs the positive logic NAND function and which may normally have up to eight inputs. If all the inputs are at a high level (logical 1), base drive is provided to Tr₂ through R₁ and the base-collector junction of Tr₁. If any one or more input is at a low level (logical 0), the current in R₁ flows through the base-emitter junction of Tr₁ to ground. The base will then be only V_{BE1} above V_{IN} and Tr₂ cut off due to lack of base drive. Transistor Tr₁ thus performs the AND function as its collector is only high if all its inputs are high.

Transistor Tr₂ acts as a phase splitter that saturates with only a moderate current gain—note the small ratio of R_1/R_2 with $R_2 \approx R_3$. When Tr₂ is cut off its collector and emitter are approximately at +V and 0V respectively. When

Tr₁ drives Tr₂ on, its emitter rises to V_{BE4} and its collector falls to $(V_{BE4} + V_{CE2sat})$. In this state Tr₄ will be saturated so that the output will be at V_{CE4sat} (logical 0) when all inputs are in the high state. In this condition the gate can sink current through Tr₄ from a number of loads, normally a maximum of 10, in the 0-state, without causing V_{CE4sat} to rise above the acceptable 0-threshold.

If any of the gate inputs is in the low state, Tr₄ will be off as Tr₂ is cut off. Transistor Tr₃ will be on to an extent determined by the emitter current demanded at the output. This current will be small when the gate feeds a number of similar t.t.l. gates and its base current will be smaller still. Hence the p.d. across R₂ due to Tr₃ base drive will be negligible and the output will be in the high state with V_{out} at approximately $+V - (V_{D1} + V_{BE3})$.

NAND gate variations in t.t.l.



In the basic, or standard t.t.l. NAND gate (card 3), the resistance values affect performance. Resistor R₁ influences the rate of voltage at Tr₂ base and hence turn-on time. Gate dissipation, when the output is in the 0-state is affected by the value of R₂. Stored base charge in Tr₄ is removed via R₃ when the output state changes from logical 0 to 1. Turn-off time of the gate when feeding a capacitive load is influenced by the value of R₄ which provides short-circuit protection.

Low-power t.t.l.




For low-power operation the resistor values must be increased to reduce the charging-discharging currents. But larger resistors imply slower switching speeds unless transistor size is reduced to lower their capacitances. This can be done due to the lower current levels and by reducing the degree of gold

doping the transistors achieve higher current gains to better-utilize the smaller currents. The resulting NAND gate, left, has a power dissipation only one-tenth of that in a standard gate with a speed reduction penalty of only three times.

High-speed t.t.l.

To obtain higher switching speeds than are obtainable with standard t.t.l., the charge-discharge rates of the integrated and external capacitances must be increased. This implies larger transistor currents and hence lower resistor values. The higher currents require larger transistors having increased capacitances that tend to offset the speed increase due to higher currents. A distinct speed improvement is obtainable, the high-speed NAND gate shown right having about double the speed and slightly more than twice the dissipation of the standard gate.

The Darlington-connected pull-up transistors Tr₅ and Tr₃ provide higher active-region gain which reduces the output resistance and increases the ability to drive capacitive loads. Resistor R₅ is sometimes returned to the output point, rather than to the 0-V rail, to reduce the gate dissipation. Sometimes a by-pass transistor, Tr₆, is added to the pull-down transistor, Tr₄, as shown right. Resistance of the discharge path for stored base charge in Tr₄ is reduced, improving the turn-off time. Transistor Tr₂ cannot conduct through R₃ until its emitter voltage exceeds the turn-on V_{BE} of Tr₆ which is approximately the same as that of Tr₄. Hence, the output remains in the 1 state until V_{IN} rises to a level sufficient to turn on Tr₁, which removes the low-slope region from the transfer characteristic improving noise immunity.



Switching action

When switching the output from the 0- to the 1-state, all inputs are initially high (logical 1). As the potential of one or more input falls, nothing happens until it reaches about 1.4V, when the source current via Tr_1 base-emitter junction prevents base current flowing to Tr_2 via the base-collector junction of Tr_1 , which rapidly removes the stored charge from Tr_2 base and switching it off. The collector potential of Tr_2 starts to rise as this transistor turns off, but stops rising as Tr_3 begins to conduct heavily. This conduction occurs because Tr_4 has not yet switched off, as the charge stored in its base decays only relatively slowly through R_3 . Therefore, a large current spike of short duration and limited in amplitude by R_4 occurs in the supply line during the switch-off action due to Tr_3 and Tr_4 being simultaneously on.

This conduction in Tr_4 removes some of the stored base charge, allowing the output voltage and Tr_2 collector potential to rise. The rise continues until Tr_3 becomes cut off and the output settles to the 1-level. Typical input, output and transfer characteristics are shown in Figs 2, 3 & 4 respectively. Width

and amplitude of the current spike are virtually unaffected by the rate at which the gate is switched on and off. Hence a side effect of the current spike is an increase in power consumption as the switching frequency increases.


Unused inputs

Inputs that are unused in a particular application should be connected in parallel with used inputs for fastest switching speed. Unused inputs can be left open circuit, but excessive pick-up noise may result unless the open circuit is made at the integrated circuit package connection. If unused inputs are connected to the positive supply rail, it is advisable to do so via a resistor of around $1k\Omega$ to prevent the gate being damaged by a supply line transient that exceeds the maximum rating.

Further reading

Scarlett, J. A. Transistor-Transistor Logic and its Interconnections, chapters 1 to 6, Van Nostrand, 1972.

© 1973 IPC Business Press Ltd.



Schottky-clamped t.t.l.

Excess base drive is shunted through the diode, which clamps the collector-base junction with a p.d. of 400mV which is insufficient to produce any significant forward conduction. The elimination of gold-doping provides higher-gain, physically-smaller transistors with very little charge storage and hence much higher switching speeds without the penalty of further increased power dissipation. Use of Schottky-clamped transistors increases the output 1-level improving its noise immunity. Transistor Tr_4 (left) has very little stored base charge, improving the turn-off time and reducing the supply current spike. As this transistor's $V_{CE(on)}$ determines the output 0-level, the level will be raised by about 100mV compared with the standard gate but its value will be far less temperature dependent. The table shows a comparison of some typical parameters of different t.t.l. NAND gates.

Input clamping diodes

Most t.t.l. gates have input clamping diodes to ground, as shown on right to reduce the negative excursions of input signals due to ringing caused by reflection of pulses along the interconnection transmission lines.

Parameter	low-standard	high-speed	schottky
+V	5V	5V	5V
"0" current	5.5mA	0.46mA	10mA
"1" current	1.3mA	0.18mA	4.2mA
Fan out	10	10	10
Gate dissipation	10mW	1mW	22mW
Output delay "1" to "0"	8ns	30ns	6ns
Output delay "0" to "1"	12ns	30ns	6ns
Noise margin "1"	400mV	400mV	400mV
Noise margin "0"	400mV	400mV	400mV
V_{INmax} "0"	800mV	700mV	800mV
V_{INmin} "1"	2V	2V	2V
V_{OUT} "0"	400mV	300mV	400mV
V_{OUTmin} "1"	2.4V	2.4V	2.4V
I_{IN} "0"	1.6mA	0.18mA	2.0mA
I_{IN} "1"	40μA	10μA	50μA
I_{OUT} "0"	16mA	2mA	20mA

Further reading

Priel, U. Take a look inside the t.t.l. i.c. *Electron*, pp. 24, 26 & 30, 19 April 1973.

Murphy, R. H. Performance and reliability aspects of current trends in t.t.l., *New Electronics*, pp. 30, 33 & 34, 20 April 1971.


Clifford, C. Guide to low-power t.t.l., *New Electronics*, pp. 24, 27 & 28, 4 May 1971.

Scarlett, J. A. Transistor-transistor Logic and its Interconnections, chapters 3, 4 & 9, Van Nostrand, 1972.

Cross references

Series 11, card 3; series 10, card 11.

Complementary m.o.s. gates—1




Description

The circuit shows the basic complementary-symmetry isolated-gate inverter stage, which uses both an n-channel and a p-channel enhancement-mode m.o.s.f.e.t. in a series-pair configuration. Such circuits can be directly coupled as either transistor will be in its non-conducting or off-state if its gate-source voltage is zero. Individual gates are tied together to form a single signal input gate, and the drains are commoned at the output.

Assume that the input signal excursion is from $+V_{DD}$ to ground potential i.e. $V_{SS} = 0V$. When the input is $+V_{DD}$, the n-channel f.e.t. is biased to a high conducting state because V_{GS} is a high positive value. Simultaneously, the effective gate-source voltage of the p-channel f.e.t. is zero, and hence this transistor will be off, and the output will be at ground potential. When the input goes to zero volts (the low or 0-state for positive logic), the n-channel f.e.t. is biased off, but the p-channel transistor has now a large negative voltage between

Typical data


IC $\frac{1}{2}$ (CD4007AE)
 Working voltage range
 3 to 15V
 Temperature range
 -40 to $+85^\circ\text{C}$
 Input capacitance 5pF
 Input resistance $> 10^9\Omega$
 Output voltage (high)
 9.99V
 Output voltage (low)
 0.01V
 Fan-out d.c. > 1000
 a.c. typically 20



gate and source and is therefore biased into conduction, and the level then approaches $+V_{DD}$ (the high or 1-state). In either logic state, one transistor is conducting and the other is cut-off. It follows that the quiescent power dissipation is exceedingly low—the transistor that is off will only conduct leakage current, typically 1nA. More significant power dissipation occurs during the switching from one level to the other, due to both a current spike which occurs when the inverter is in its linear region and to the charging and discharging of load capacitance. This depends on the frequency, the value of the capacitance and the square of the supply voltage.

If the p-channel source is connected to ground, the n-channel source should be connected to $-V_{DD}$ and the drive signal excursion should be from $-V_{DD}$ to 0V.

Complementary m.o.s. gates—2



Basic gate structure

NOR and NAND functions are formed by series and parallel combinations of p and n pairs. For the NOR gate, the n-type f.e.t.s are in parallel and the p-type in series as shown left. The circuit configuration of the NAND is similar but where the p-types are in parallel, the n-types are in series, and the supply connections are changed over, see diagram right. The NOR logic action is described assuming V_{DD} is a positive voltage and V_{SS} is at 0V. Input excursions at A and B will be within the range 0V to V_{DD} . If either A or B is positive, then one of p-types will be off and one of the n-types on, thus connecting V_{out} to 0V via the on-resistance of the conducting transistor. If both A and B are positive, again the output will be at 0V. If A and B are at 0V, then both p-types will be biased on, due to the negative voltage at their gates, and both n-types will be off, and hence V_{out} will be at $+V_{DD}$.

Typical data

$V_{DD} = +10V$, $V_{SS} = 0V$, $T_{amb} 25^\circ\text{C}$.

Gate	drive		drive		quiescent	
	p(source) (mA)	V_{out} (V)	n(sink) (mA)	V_{out} (V)	power (μW)	delay (ns)
Nor	1.0	9.5	2.5	0.5	0.05	25
Nand	1.2	9.5	0.6	0.5	0.05	25
Inverter-pair	2.5	9.5	2.5	0.5	0.05	20
Buffer	2.5	9.5	16.0	0.5	0.5	10 to 25


General notes

Noise immunity. Typically the input may change by up to $0.45V_{DD}$ before the output begins to alter. Over the full range of $V_{DD}-V_{SS}$ (3 to 15V), a noise immunity of $0.3V_{DD}$ is guaranteed.

Unused inputs. NOR gates: Connect input terminals together or to the lower voltage terminal V_{SS} . NAND gates: Connect input terminals together or to the voltage terminal V_{DD} .



Parallel gates. Gate outputs may be connected in parallel allowing greater output currents at the expense of increased power dissipation—current hogging need not be considered.

Pulse drive. Rise and fall times should be less than $5\mu\text{s}$ typically to prevent the device spending too long in the linear region during switching and thus increasing power dissipation.



Construction




A cross-section depicting the formation of n-channel and p-channel transistors on the same chip is shown left, with associated symbols. The p-channel one is formed directly on an n-type substrate, but the n-channel device is formed in a p-region diffused into the substrate. This process creates parasitic diodes, and their relationship to the inverter terminals is shown right. As V_{DD} is normally more positive than V_{SS} , these diodes are in a reverse-biased state, and their leakage current contributes to quiescent power dissipation. It should be noted that if the voltage level at the output terminal is subjected to any transient condition, it is unable to go more positive than V_{DD} or more negative than V_{SS} , by more than the forward conducting voltage of these parasitic diodes.



Input protection

Because the input resistance of the device is so high, static charges may be sufficient to charge the input capacitance of the gate oxide to a high enough voltage to cause breakdown ($\sim 100V$). The diode protection network shown is one type designed into same gates. If the gate terminal voltage is greater than V_{DD} , diodes D_1 and D_2 can conduct, and if less than V_{SS} , D_3 may conduct—the current magnitude should be limited to around 10mA (R may be around 2k Ω). For conditions where the diodes are either forward or reverse biased, the voltage across the oxide layer is limited to approximately 1 or 25V respectively.

© 1973 IPC Business Press Ltd.



Output characteristics

The two graphs shown left illustrate typical n-device and p-device drain current characteristics for the NAND and NOR gate. Drain currents for the n-type in the NOR gate are much higher than those available in the NAND gate for the same gate-source voltage.

Propagation delay

Delay periods are usually defined between 50% points on the input and output level transitions, and this will depend to a great extent on the capacitive loading at the output, as this itself affects the transition time. Third graphs show that typical propagation delays depend on supply voltage, though in the 10 to 15V region the delay spread is of the order of 10ns.

As the capacitive loading is increased (each c.m.o.s. gate is an effective 5pF load), it is fairly easy to slow down the circuits with external capacitance (right). The propagation delay is also temperature-dependent, increasing as the temperature increases due to fall-off in the g_m of the transistors.

Development


Devices have been produced which operate with V_{DD} values ($V_{SS} = 0V$) in the range 1.1 to 1.6V, and recently 0.7V. Another technology known as dielectric isolation, applicable to both types of c.m.o.s., promises devices with propagation delays as low as 10ns.

Further reading

- Harrison, L., CMOS—Tolerant logic, *Electron*, 3 May 1973.
- Ankrum, P. D., *Semiconductor Electronics*, Prentice-Hall.
- Bishop, R. A. Complementary m.o.s. offers many advantages to the digital-systems designer, *Electronic Engineering*, Nov. 1972, pp. 67-70.
- Funk, R. E. & Bishop, A. C.o.s.m.o.s. simplifies equipment design, *New Electronics*, 1 May 1973, pp. 24-8.

© 1973 IPC Business Press Ltd.


Emitter-coupled logic



Typical operating data

R_1 270 Ω , R_2 300 Ω
 R_3 1.2k Ω , R_4 , R_5 , R_6 1.5 to 2k Ω
 V_{CC} 0V, V_{ref} -1.15V,
 V_{EE} -5V
 Logic 1 output -0.75V
 Logic 0 output -1.5V
 Propagation delay 5 to 11ns
 Max a.c. fan-out 15

Output resistance < 0.1 Ω
 Output current 1.5 to 2mA to maintain logic levels within 3%
 Temperature range 0 to 75°C.
 Gate dissipation \approx 35mW
 Worst noise margin 250mV



Circuit description

“Emitter-coupled logic” (e.c.l.) describes integrated logic circuits in which the switching transistors do not saturate as in other forms of bipolar transistor logic. Delays due to charge-storage effects in the saturated mode are avoided, leading to faster switching.





The above diagram is one form of a three-input basic e.c.l. gate, whose outputs provide an OR and the complementary NOR logic functions. The reference voltage must be well regulated, and of a level midway between the logic swings. A nominal logic high and low output of -0.75V and 1.55V respectively, this indicates $V_{ref} = -1.15V$. The following evaluation is for guidance only.

If inputs A, B, C, are at the low logic level, Tr_1 , Tr_2 and Tr_3 are cut off, Tr_4 is conducting and hence the potential at Q with respect to ground, assuming 0.75V drop across all emitter-base junctions, will be -1.9V, and the voltage across

R_3 is $V_{EE} - V_Q$. Assume V_{EE} is -5V, then $I = 2.6mA$. This means that the drop across R_2 is 0.78V and therefore the OR output will be -1.53V. As there is no current through R_1 , V_P is 0V, and the NOR output is thus -0.75V due to the base-emitter junction drop.

When a logical 1 (-0.75V) is applied to, say, terminals A transistor Tr_1 will conduct harder than Tr_4 , and the current in R_3 is then supplied via R_1 , i.e. the current has been diverted from Tr_4 because the input voltage to Tr_1 is half a logic level more than that of V_{ref} , and the resultant reduction of the base-emitter drops of Tr_4 is sufficient to decrease its emitter's current to almost zero. Hence the base of Tr_5 is now at 0V and the OR output will be logical 1 at -0.75V. The related NOR is determined from the new V_Q value of -1.5V, and hence the p.d. across R_3 is -3.5V and thus $I = 2.9mA$. Therefore the p.d. across R_1 will be -0.48V and hence the NOR output is -1.53V.

Interfacing



d.t.l./t.t.l.-c.m.o.s.

The minimum t.t.l. 1-level output is normally for a load current of 400 μ A, but as the c.m.o.s. gate input current is approximately 10pA, the more likely 1-output is 3.6V. This is an inadequate noise margin (0.1V) and an active pull-up resistor (typically 1 to 10k Ω depending on whether high speed or low power is required) is connected from the t.t.l. output to the positive supply rail of +5V. Hence when Tr_1 is off the c.m.o.s. input will be at +5V giving a 1.4V noise margin. The threshold values of switching for the c.m.o.s. gate is typically 30% and 70% of the supply voltage, i.e. 1.5V and 3.5V respectively.


Note. Unshaded areas represent the 1- and 0-regions, the borders being the minimum 1-level and the maximum 0-level for minimum and maximum t.t.l. supply voltages.

c.m.o.s.-t.t.l.

The c.m.o.s. gate must sink 1.6mA and source 40 μ A for the 0- and 1-state of the bipolar input respectively. Not all c.m.o.s. devices can cope with one t.t.l. load (1.6mA) but gates on the same package may be paralleled to increase their current sinking capability, or preferably buffers such as CD4009, CD4041, CD4049 should be used. These devices can sink two t.t.l. load currents and still have an output of 0.4V, thus retaining a 0.4V noise margin.

Low-power t.t.l.-c.m.o.s.

Most c.m.o.s. devices can drive low-power t.t.l. directly as the logic zero-level sink-current is 0.18mA. Again for driving c.m.o.s., the t.t.l. output should have a pull-up resistor for adequate noise margin.



● A temperature-compensated regulator package of the form shown left is available as the reference voltage, also frequently on the same chip as the gate structure. This minimizes variation of noise margin with temperature.

Faster circuits

● Centre circuit shows a type of e.c.l. gate where the reference is at ground potential. With the supplies shown, logic levels nominally -400mV for logical 0 and $+400\text{mV}$ for logical 1. Suitable for driving into 50Ω loads, and up to 25mA d.c. when terminated in 50Ω and 270Ω pull-down resistor to -3.2V .

Fan-out: 12 (a.c.)

Propagation delay 2 to 3ns

Input level (high) 0.15 to 0.72V

Input level (low) -1.5 to -0.15V

Unused inputs: connect to $-1\text{V} \pm 50\%$.

Noise margin: $\pm 200\text{mV}$.

● Other e.c.l. gates with a basic configuration similar to the first provide multi-input, multi-emitter follower OR/NOR outputs, with optional pull-down resistors.



$V_{CC} = 0\text{V}$, $V_{EE} = -5.2\text{V} \pm 20\%$

Output (source) current: up to 2.5mA

Operating temperature range -55 to 125°C

Propagations delay (rising) 3.5 to 5ns

Fall-time propagation delays up to 15ns due to emitter-follower



output resistance and capacitance loading.

Three outputs tied together (wired OR) gives output impedance of about 2.5Ω . Suitable for driving 50Ω (use two pull-down resistors only for faster fall times).

Noise margin 175mV

To maintain high speed, limit interconnection length to $< 25\text{cm}$

Fan-in: 20; fan-out: 15 (a.c.)

● Basic form of ECL circuit capable of propagation delay $< 1\text{ns}$ is shown right. A separate supply terminal V_x is used for the output emitter-follower. $V_{EE} = -5.2\text{V}$. Pull-down resistors of 50 or $2\text{k}\Omega$ provide a path for leakage currents (unused inputs can be open-circuit) and act as loads for driving gates. Power dissipation $\approx 55\text{mW}$.

Fan-out = 70 for $R_{pd} = 50\text{k}\Omega$.

Fan-out = 7 for $R_{pd} = 2\text{k}\Omega$.

Propagation delay: 0.9ns for 510Ω load




1.1ns for 50Ω load.

Interconnections should be 50Ω microstrip transmission lines and termination connected to -2V supply.

Temperature range 0 to 75°C .

Logic swing typically -0.9V ("1") to -1.75V ("0").


© 1973 IPC Business Press Ltd.



	logic '0'	logic '1'
transistor output	-5.2V	-0.9V
CMOS input	-3.60V	-1.56V

c.m.o.s.-h.t.l.-c.m.o.s.

Most high-threshold logic gates operate from a V_{CC} supply of $15 \pm 1\text{V}$. Hence direct connection with c.m.o.s. gates is possible. Noise immunity is high, of the order of 3V for high and low h.t.l. outputs, though this may be improved using a pull-up resistor as shown (in some i.c.s this may be internal) which also improves the output rise-time. Rise and fall times of around $1\mu\text{s}$ should be the aim for the h.t.l.-c.m.o.s. interface.




	logic '0'	logic '1'
CMOS output	-5.8V	-0.88V
ECL input	$-1.4/5\text{V}$	-1.105V

c.m.o.s.-e.c.l.

Both may be operated from $-5\text{V} \pm 20\%$, but speed is restricted to 1MHz . Speed is increased if V_{SS} taken to a separate supply between -5 and -15V . The clamp diode D_1 keeps e.c.l. drive to a minimum of about -5.8V . Above typical figures indicate a high level noise margin of 225mV , and a low level of 4.3V .

e.c.l.-c.m.o.s.

Output swing of e.c.l. (typically -1.55 to -0.75V) is inadequate to drive c.m.o.s. directly, i.e. switching levels are 30% and 70% of -5.2V . One technique is to use a two-input expandable gate driving a p-n-p transistor, with a pull-down resistor ($\approx 3\text{k}\Omega$) to the negative supply. This provides noise margins amplitudes of 1.56 and 0.66V .




h.t.l.-t.t.l.

Fig. 7 shows a technique for interfacing high level logic to t.t.l. This uses a linear voltage comparator LM311, the component values used allowing an input level range of 0 to 30V . Capacitor C_1 may be added to decrease the effects of fast noise spikes.

© 1973 IPC Business Press Ltd.

Threshold logic



Circuit description

Threshold logic gates are much more powerful and flexible than are the normal AND, OR gates. Majority, minority, AND, and OR gates are simply particular cases of threshold logic. A threshold gate has inputs A, B, C... with weights a, b, c, \dots associated with the respective inputs. The output Z from such a gate is then:

$Z = 1$ if $\langle aA + bB + cC + \dots \rangle \gg \text{some value } T_1$, the upper threshold, and $Z = 0$ if $\langle aA + bB + cC + \dots \rangle \gg \text{some value } T_2$, the lower threshold.

$T_1 > T_2$ and normal arithmetic addition is involved in the above brackets. The output is more precisely written as:

Circuit data

Supply 6V. R_1, R_2, R_3 1.5k Ω . R_4, R_5 560 Ω . R_6, R_7 3.3k Ω . V_{ref1} 4.9V, $A=B=C=V_{ref1}+100\text{mV}$. V_{ref2} 1.8V. Sequentially applying A, B & C, Z changes in 0.4V steps from 3.9 to 5.1V. "1" = 5.1V ($V_{ref1}+200\text{mV}$), "0" = 4.7V or less ($V_{ref1}-200\text{mV}$).

V_{ref1} can be reduced towards V_{ref2} but cannot be increased much beyond 4.90V. R_4 and R_5 can be varied but are generally tied to the values for R_1, R_2 and R_3 (ref. 1) and to the voltage swing required.

$$Z = \langle aA + bB + cC + \dots \rangle_{t_1: t_2}$$


$T_1 - T_2$ is the threshold gap and is that inadmissible sum which will give an ambiguous output. Generally A, B, C, ... are binary (1 or 0); a, b, c, \dots need not be, but generally are, integers in which case the weighted sum can only take on integral values. The threshold performance is then quoted by those to integers between which switching takes place. We then obtain:

$$Z = \langle aA + bB + cC + \dots \rangle_{t_1: t_2}$$

where t_1 and t_2 are integers, $t_1 - t_2 = 1$, and $t_1 - t_2 > T_1 - T_2$. The symbol used is shown over (left).

Circuit shows a three-input threshold gate with identical weighting on each input. Basically it comprises three long-tailed pairs with a constant-current source (e.g. Tr_1 and R_1) in each tail. When A exceeds V_{ref1} by 100mV or more the tail current flows through Tr_2 and R_4 and when A is less than V_{ref} , by more than 100mV the current flows through Tr_3 and

Optical logic




Circuit description




All the simple logic functions can be performed using optical couplers. Fan-out or speed difficulties preclude the use of these gates in complete logic system but in systems where simple logic is required and/or the input is in optical form, they can be very useful and show the usual advantages of optical coupling (cross ref. 1). Circuit shows an OR gate using optical couplers. If V_{F1} is large enough ($> 1.2\text{V}$) to make D_1 conduct then Tr_1 conducts and V is applied to R. Similarly V is applied to R if V_{F2} is high and if both V_{F1} and V_{F2} are high. Hence, in Boolean terms, $V_o = V_{F1} + V_{F2}$. The transfer characteristic shown right for two different values of R indicates the static performance and shows noise immunities superior to that of t.t.l. For these two values of R with the given V the photo-transistors are being operated in their saturated mode (cross ref. 1) which permits a maximum current through each

Performance data

R_1, R_2 100 Ω
 R 10k Ω and 500 Ω
 V 6V
 $V_{F1} = 0$ and
 $V_{F2} = 0 \rightarrow 6\text{V}$ giving
 $I_{F1} = 0$ and
 $I_{F2} = 0 \rightarrow 50 \mu\text{A}$;
 optocouplers TIL112
 These figures resulted in graph (right)



transistor of approximately 15mA. The normal parallel type of fan-out is, therefore, only one since the required I_F of succeeding stages is in the range 10 to 50mA. However, serial connection of succeeding stages could yield a fan out of two or three if the appropriate resistance were chosen. This fan out could be increased if V were increased or, if speed was not essential, by using opto-couplers with Darlington output stages. The fan-in can easily be increased. Note that basically the drive signal is the diode current rather than the applied voltage so that current driving can easily be employed. Moreover V_{F1} and V_{F2} need not be the same, nor indeed do the two diode currents. All that is necessary is that each transistor be driven into saturation. With the quoted data pulse repetition frequencies of 40kHz can be handled. Higher frequencies but with lower current handling capacity can be



R_5 . Resistors R_4 and R_5 act as summing resistors, summing the currents from the long-tailed pairs. Transistors Tr_4 and Tr_5 act as emitter-follower output stages for V_{C1} and V_{C2} so that $Z = V_{C2} - V_{BE}$ and $Z = V_{C1} - V_{BE}$. When Z is in the high state it must exceed V_{ref1} by 100mV or more so that a succeeding stage will recognise it as logical 1. Likewise in the low state Z must be less than V_{ref} by 100mV or more. The following formulae apply to the circuit over.

- $I_1 = \frac{V_{ref2} - V_{BE}}{R_1}$; I_2 and I_3 are obtainable similarly.
- When I_1 is switched from R_5 to R_4 on application of logical 1 at A, then the change in $V_{C2} = I_1 R_5$. This change should be around 200mV or more to obtain decisive switching.
- Max $Z = V_{CC} - V_{BE}$ and occurs when no current flows in R_5 .
- Min $Z = V_{CC} - V_{BE} - 3I_1 R_5$. This assumes that all the tail currents are identical and flowing in R_5 .

As shown, all three inputs must be applied before Z goes to logical 1. Hence:
 $Z = \langle A + B + C \rangle_{3:2} \equiv Z = A.B.C$ (Boolean) (middle diag.).
 Clearly if any of the inputs is permanently tied to logical 1 we obtain a two-input AND gate. Moreover, if V_{ref1} is dropped to 4.5V only two of the inputs are required to be high for Z to be 1 and hence:
 $Z = \langle A + B + C \rangle_{2:1} \equiv$ simple majority gate.
 If now C (say) is permanently tied to logical 0 we require the

two remaining inputs to be high and we have obtained a two-input AND gate. On the other hand, if C is permanently tied to logical 1 only, one of the remaining inputs requires to be logical 1 for Z to be logical 1 and hence we have obtained a two-input OR gate (right).




Alteration of R_4 and R_5 is more generally used to alter the threshold¹.

If R_4 and R_5 are different then the outputs from Tr_4 and Tr_5 will not be the logic complement of one another. Any other threshold logic function that one wants can be obtained within the restriction that the weightings will remain the same. Furthermore if, say, R_5 is comprised of a string of series resistors then one can obtain a large number of different functions as well as the basic one².

Reference 3 shows how one can improve the tolerance of the circuit to large input voltages which otherwise can cause saturation and incorrect current summation.

Further reading

Hurst, S. L. Introduction to threshold logic, *Radio and Electronic Engineer*, 1969, pp. 339-51.
 1. Hampel, D. & Winder, R. O. Threshold logic, *IEEE Spectrum*, May 1971, pp. 32-9.
 2. Hampel, D. Multifunction threshold gates, *IEEE Trans. on Computers*, vol. C-22, Feb. 1973, pp. 197-203.
 3. Hurst, S. L. Improvements in circuit realisation of threshold logic gates, *Electronics Letters*, vol. 9, 1973, p. 123.



obtained using photo-diodes and lower frequencies with greater current handling capacity with photo-darlington (cross ref. 2).

Component changes

- V can be increased to 30V.
- V_{F1} and R_1 can be varied so long as I_{F1} is in the range 10-50mA
- Similarly for V_{F2} and R_2
- Optocouplers: ISO-LIT12, MCT26.

Modifications

- A NOR gate can be constructed as shown left, in which the load R is placed in the positive supply rail.
- An AND gate can be constructed as shown centre. In this


case V_0 when in the 1-state will be the supply volts minus the sum of the two saturated collector-emitter voltages.

- A NAND gate can be constructed by placing the load R in positive supply line.
- An exclusive-OR gate can be constructed as shown right. Current flows through D₁ and hence in R only when A or B, but not both, are "1". R' serves to limit the current drawn from the supply when both A and B are "1".
- Negative supply voltages can be used if p-n-p opto-transistors are used.

Cross references


Series 9, cards 8 & 9.

Analogue gates



Typical data

IC: $\frac{1}{4}$ (CD4016AE), $\frac{1}{4}$ (MC14016CL)
 Supplies (max): $V_{DD} = +7.5V$, $V_{SS} = -7.5V$
 or $V_{DD} = +15V$, $V_{SS} = 0$
 Input analogue signal range: $\pm 7.5V$ or $15V$ peak
 'on' resistance: 300 to $1k\Omega$ (typical)
 'off' resistance: $1000M\Omega$ (typical)
 Feedthrough capacitance: $0.2pF$
 Transfer function linearity: $\leq 0.5\%$ distortion
 into $10k\Omega$ load and $(V_{DD} - V_{SS}) \geq 10V$
 Frequency range: up to $10MHz$



Circuit description


An analogue gate may be considered as an electronic switch which serially connects an analogue signal to a specific input point on the occurrence of a logic or control signal. This is the basis of many multi-channel multiplexers.

One gate that is particularly useful is the c.m.o.s. transmission gate. This comprises a series-pair inverter and two complementary transistors connected in parallel as shown, which allow bi-directional current flow when a control or logic signal is applied to the inverter. High and low signals are applied to the separate gates, and hence both transistors are either on or off simultaneously. The sources and drains of the parallel transistors are tied together, and either terminal may be driven by analogue or digital signals, and the excursion must be within the range of the supply, V_{SS} to V_{DD} .

If the control level is raised to the positive rail both transistors are off. This is because the gate-source or drain voltage

of the p-type transistor will be zero or positive, and the n-type transistor gate-source voltage either zero or negative for a drive-signal swing limited to $V_{DD} - V_{SS}$. When the control signal is at V_{SS} , both transistors tend to be in the on-state. When the drive signal rises towards V_{DD} , the p-type f.e.t. will conduct harder because its gate-source voltage will increase negatively. At the same time the n-type f.e.t. conductance will begin to fall, as its positive gate-source voltage is decreasing. The resultant effect is for the parallel arrangement to exhibit a fairly constant conductance and hence constant resistance. The graph is an idealized characteristic and assumes first-order linearity of n-m.o.s. and p-m.o.s. device conductance g_{DS} against input voltage, to give a constant g_{DS} for the parallel connection. The actual characteristics exhibit some non-linearity, but the effect on the output-input voltage transfer function is most evident only at low supply voltages (e.g. $V_{DD} = V_{SS} = -2.5V$).

Three-state and majority logic



Three-state gates

Three-state logic (t.s.l.) is now available from at least three companies: National Semiconductor, Texas Instruments and Signetics. Flip-flops, multiplexers, demultiplexers, line drivers, counters and r.o.m.s are among the devices available in this form. The three states are the normal 1 and 0 levels plus an off state which represents a high impedance condition in which the gate can neither sink nor source current—effectively an open circuit. Referring to the diagram, if the enable signal is logical 0 then normal logic inversion of the input signal is performed. However, if the enable signal is logical 1, then the input signals are over-ridden and the device goes into its hi-Z or off state as point A and with it point B are grounded. Hence, both Tr_1 and Tr_2 are switched off and present a high impedance to the load. This means, for example, that a large number of gates can be connected by means of a bus to a single load, only one gate at a time being connected to the


load, all others being in the hi-Z state. If the number of gates connected to the bus is high then the leakage current (typically $40\mu A$) of the off devices must be taken into account as the single on-device is supplying the load plus the leakage of all the off-devices. For this reason t.s.l. gates normally have a Darlington-connected upper output stage and this increases the source current capability by an order of magnitude over that for normal t.t.l. This in itself is an advantage of t.s.l. which in addition has the usual advantages of t.t.l. with respect to other logic families. The increased source current capability also carries with it a much reduced one-level output impedance which gives a one-level noise immunity an order of magnitude better than that for t.t.l.

To ensure in a bus-organized system that no two devices are ever on at the same time, all t.s.l. devices are arranged such that the time delay from on to off is less than that from off to on. Nevertheless, overlaps can occur and although no damage is done to the devices transients resulting from this or any other source can be longer than in a t.t.l. system, principally because more gates will probably be connected to the output of a t.s.l. device and this gives rise to increased load capacitance.

Note that all t.s.l. devices are fully t.t.l. compatible and that three-state buffer gates are available to convert any d.t.l. or t.t.l. device into a t.s.l. element.

Further reading

Calebotta, S. *Electronic Design*, vol. 20, no. 14, 6 July 1972, pp. 70-2.
 National Semiconductor, *Digital Integrated Circuits Data Book*.




Circuit modifications

● Circuit left is a shunt-series chopper circuit using p-channel junction f.e.t.s to gate the analogue signal. The f.e.t.s must be fed in antiphase and can be driven from t.t.l. logic provided the f.e.t. pinch-off voltage is less than 4V. When Q is high (\bar{Q} low), Tr_2 is conducting and Tr_1 is off. As Tr_2 is connected to a virtual earth point E, then the signal level at this f.e.t. input is minimum and hence the gate voltage exceeds the sum of the signal voltage and the f.e.t. pinch-off value, a necessary condition for switching. When \bar{Q} is high, Tr_2 is off, and the signal is grounded via the on resistance of Tr_1 . The analogue swing is limited by the maximum signal swing of the i.c. amplifier, and the speed of switching will depend on the slew rate of the amplifier.

Tr_1 & Tr_2 2N5461, IC 741 or LM301A, $R_1 = R_f = 10$ to $33k\Omega$
The junction f.e.t.s may be replaced by p-m.o.s. depletion types with similar pinch-off.

● Further, similar, chopper circuits may be connected to the virtual earth point to provide a signal multiplexer (middle). Signals V_1 , V_2 and V_3 can be gated in turn by applying complementary control signals to the \bar{Q} , Q terminals in sequence, say from a ring-counter.




Majority logic gates

A majority logic gate is a form of threshold logic gate where the numerical "weight" assigned to each of its inputs is unity. Majority logic uses combinational gates that provide an output that in the 1-state (true) only when more than half of its inputs are in the 1-state. To realize this requirement when the number of inputs in the 0-state by only one (an input majority of one), majority gates normally have an odd number of inputs.

It has only recently become possible to design systems based on standard integrated-circuit packages employing majority logic. These packages are of the 16-pin dual-in-line type and contain two identical majority logic gates, each having five inputs and using c.m.o.s. technology. Such majority logic gates allow the design of certain functions, such as those required for communication in the presence of noise and correlation methods, that are difficult to implement with other types of gate.

The flexibility of the majority gate can be seen by comparison with the normal AND, OR, NAND and NOR gates which select one input combination from a possible 2^n combinations of n inputs, whereas the majority gate can select 2^{n-1} of the 2^n inputs. A majority gate with only three inputs is possible, as shown left, having an output function $K = AB + AC + BC$ and, on inversion, this can produce the NOR majority function $K = \overline{AB + AC + BC}$. The output function



● The arrangement right, a series-shunt chopper, is best suited to voltage sources as neither the op-amp or Tr_2 draws significant current when Tr_1 is on, or when Tr_1 is off. The current from the source is negligible. Hence the input signal is gated to the op-amp with almost zero attenuation.

Further reading

CD4016A Data Sheet, RCA Solid State Databook Series SSD 203A.

Johnson, P. A. Complementary m.o.s. integrated circuits, *Wireless World*, vol. 79, August 1973, pp. 395-400.

Givens, S. FETs as analog switches, *Electronic Components*, 26 January, 1973.

Honey, F. J. DTL/TTL controls large signals in commutator, *Electronics*, March 1970, p. 90.

Jenkins, J. O. M. Interface circuits drive high-level switches from low-level inputs, *Electronic Engineering*, May 1971.



of the 5-input majority gate, shown centre, is more complex and is:

$$K = ABC + ABD + ABE + ACD + ACE + ADE + BCD + BCE + BDE + CDE.$$

By feeding this function to an exclusive-NOR gate together with another function, that may be at logical 0 or logical 1, further flexibility is introduced. When the W-input is at logical 1 (right) K provides the above 5-input majority logic function, $K = M5$ (say), and when $W = 0$ inversion occurs making $K = \overline{M5}$. With $D = 1$ and $E = 0$, K provides the majority of the three inputs A, B and C when $W = 1$ ($K = M3$) and the NOT majority function $K = \overline{M3}$ when $W = 0$. With $D = E = 1$, K provides the three-input OR function when $W = 1$ and the three-input NOR function when $W = 0$. With $D = E = 0$, the three-input AND function is realized when $W = 1$ and this becomes the three-input NAND function when $W = 0$.

Further reading

Garrett, L., C-MOS may help majority logic withde signers' vote. *Electronics*, vol. 46, no. 15, 19 July 1973. pp. 107-12.

Cross references

Series 11, cards 5, 6 & 9.